データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM1808B-SG データシート(PDF) 3 Page - Cypress Semiconductor

部品番号 FM1808B-SG
部品情報  256Kb Bytewide 5V F-RAM Memory
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CYPRESS [Cypress Semiconductor]
ホームページ  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

FM1808B-SG データシート(HTML) 3 Page - Cypress Semiconductor

  FM1808B-SG Datasheet HTML 1Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 2Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 3Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 4Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 5Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 6Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 7Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 8Page - Cypress Semiconductor FM1808B-SG Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
FM1808B – 256Kb Bytewide 5V F-RAM
Document Number: 001-86209 Rev. **
Page 3 of 12
Overview
The FM1808B is a bytewide F-RAM memory. The
memory array is logically organized as 32,768 x 8
and is accessed using an industry standard parallel
interface. All data written to the part is immediately
nonvolatile with no delay. Functional operation of the
F-RAM memory is the same as SRAM type devices,
except the FM1808B requires a falling edge of /CE to
start each memory cycle.
Memory Architecture
Users access 32,768 memory locations each with 8
data bits through a parallel interface. The complete
15-bit address specifies each of the 32,768 bytes
uniquely. Internally, the memory array is organized
into
4092
rows
of 8-bytes
each.
This block
segmentation has no effect on operation, however the
user may wish to group data into blocks by its
endurance characteristics as explained on page 4.
The cycle time is the same for read and write memory
operations. This simplifies memory controller logic
and timing circuits. Likewise the access time is the
same for read and write memory operations. When
/CE is deasserted high, a precharge operation begins,
and is required of every memory cycle. Thus unlike
SRAM, the access and cycle times are not equal.
Writes occur immediately at the end of the access
with no delay. Unlike an EEPROM, it is not
necessary to poll the device for a ready condition
since writes occur at bus speed.
It is the user’s responsibility to ensure that V
DD
remains within datasheet tolerances to prevent
incorrect operation. Also proper voltage level and
timing relationships between VDD and /CE must be
maintained during power-up and power-down events.
See Power Cycle Timing diagram on page 9.
Memory Operation
The FM1808B is designed to operate in a manner
similar to other bytewide memory products. For users
familiar
with
BBSRAM,
the
performance
is
comparable but the bytewide interface operates in a
slightly different manner as described below. For
users familiar with EEPROM, the obvious differences
result from the higher write performance of F-RAM
technology including NoDelay writes and much
higher write endurance.
Read Operation
A read operation begins on the falling edge of /CE.
At this time, the address bits are latched and a
memory cycle is initiated. Once started, a full
memory cycle must be completed internally even if
/CE goes inactive. Data becomes available on the bus
after the access time has been satisfied.
After the address has been latched, the address value
may be changed upon satisfying the hold time
parameter. Unlike an SRAM, changing address values
will have no effect on the memory operation after the
address is latched.
The FM1808B will drive the data bus when /OE is
asserted low. If /OE is asserted after the memory
access time has been satisfied, the data bus will be
driven with valid data. If /OE is asserted prior to
completion of the memory access, the data bus will
not be driven until valid data is available. This feature
minimizes supply current in the system by eliminating
transients caused by invalid data being driven onto
the bus. When /OE is inactive the data bus will
remain tri-stated.
Write Operation
Writes occur in the FM1808B in the same time
interval as reads. The FM1808B supports both /CE-
and /WE-controlled write cycles. In all cases, the
address is latched on the falling edge of /CE.
In a /CE controlled write, the /WE signal is asserted
prior to beginning the memory cycle. That is, /WE is
low when /CE falls. In this case, the part begins the
memory cycle as a write. The FM1808B will not
drive the data bus regardless of the state of /OE.
In a /WE controlled write, the memory cycle begins
on the falling edge of /CE. The /WE signal falls after
the falling edge of /CE. Therefore, the memory cycle
begins as a read. The data bus will be driven
according to the state of /OE until /WE falls. The
timing of both /CE- and /WE-controlled write cycles
is shown in the electrical specifications.
Write access to the array begins asynchronously after
the memory cycle is initiated. The write access
terminates on the rising edge of /WE or /CE,
whichever is first. Data set-up time, as shown in the
electrical specifications, indicates the interval during
which data cannot change prior to the end of the write
access.
Unlike other truly nonvolatile memory technologies,
there is no write delay with F-RAM. Since the read
and write access times of the underlying memory are
the same, the user experiences no delay through the
bus. The entire memory operation occurs in a single
bus cycle. Therefore, any operation including read or
write can occur immediately following a write. Data
polling,
a
technique
used
with EEPROMs
to
determine if a write is complete, is unnecessary.


同様の部品番号 - FM1808B-SG

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM1808B-SG RAMTRON-FM1808B-SG Datasheet
94Kb / 11P
   256Kb Bytewide 5V F-RAM Memory
More results

同様の説明 - FM1808B-SG

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM1808B RAMTRON-FM1808B Datasheet
94Kb / 11P
   256Kb Bytewide 5V F-RAM Memory
FM1608B RAMTRON-FM1608B Datasheet
94Kb / 11P
   64Kb Bytewide 5V F-RAM Memory
logo
Cypress Semiconductor
FM1608B CYPRESS-FM1608B Datasheet
342Kb / 14P
   64Kb Bytewide 5V F-RAM Memory
logo
Ramtron International C...
FM18W08 RAMTRON-FM18W08 Datasheet
333Kb / 11P
   256Kb Wide Voltage Bytewide F-RAM
logo
Cypress Semiconductor
FM18W08 CYPRESS-FM18W08 Datasheet
325Kb / 12P
   256Kb Wide Voltage Bytewide F-RAM
logo
Ramtron International C...
FM28V100 RAMTRON-FM28V100 Datasheet
147Kb / 13P
   1Mbit Bytewide F-RAM Memory
logo
Cypress Semiconductor
FM28V020 CYPRESS-FM28V020 Datasheet
410Kb / 16P
   256Kbit Bytewide F-RAM Memory
logo
Ramtron International C...
FM28V020 RAMTRON-FM28V020 Datasheet
165Kb / 14P
   256Kbit Bytewide F-RAM Memory
logo
Cypress Semiconductor
FM28V100 CYPRESS-FM28V100 Datasheet
423Kb / 13P
   1Mbit Bytewide F-RAM Memory
FM28V100 CYPRESS-FM28V100_13 Datasheet
402Kb / 14P
   1Mbit Bytewide F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com