データシートサーチシステム |
|
ML4800IP データシート(PDF) 11 Page - Fairchild Semiconductor |
|
ML4800IP データシート(HTML) 11 Page - Fairchild Semiconductor |
11 / 14 page ML4800 REV. 1.0.2 3/7/2001 11 FUNCTIONAL DESCRIPTION (Continued) (6) where CSS is the required soft start capacitance, and tDELAY is the desired start-up delay. It is important that the time constant of the PWM soft-start allow the PFC time to generate sufficient output power for the PWM section. The PWM start-up delay should be at least 5ms. Solving for the minimum value of CSS: (6a) Caution should be exercised when using this minimum soft start capacitance value because premature charging of the SS capacitor and activation of the PWM section can result if VFB is in the hysteresis band of the VIN OK comparator at start-up. The magnitude of VFB at start-up is related both to line voltage and nominal PFC output voltage. Typically, a 1.0 µF soft start capacitor will allow time for VFB and PFC out to reach their nominal values prior to activation of the PWM section at line voltages between 90Vrms and 265Vrms. Generating VCC The ML4800 is a voltage-fed part. It requires an external 15V, ±10% (or better) shunt voltage regulator, or some other VCC regulator, to regulate the voltage supplied to the part at 15V nominal. This allows low power dissipation while at the same time delivering 13V nominal gate drive at the PWM OUT and PFC OUT outputs. If using a Zener diode for this function, it is important to limit the current through the Zener to avoid overheating or destroying it. This can be easily done with a single resistor in series with the Vcc pin, returned to a bias supply of typically 18V to 20V. The resistor’s value must be chosen to meet the operating current requirement of the ML4800 itself (8.5mA, max.) plus the current required by the two gate driver outputs. EXAMPLE: With a VBIAS of 20V, a VCC of 15V and the ML4800 driving a total gate charge of 90nC at 100kHz (e.g., 1 IRF840 MOSFET and 2 IRF820 MOSFETs), the gate driver current required is: (7) (8) Choose RBIAS = 240Ω. The ML4800 should be locally bypassed with a 1.0 µF ceramic capacitor. In most applications, an electrolytic capacitor of between 47 µF and 220µF is also required across the part, both for filtering and as part of the start-up bootstrap circuitry. RAMP VEAO TIME VSW1 TIME REF EA – + – + OSC DFF R D Q Q CLK U1 RAMP CLK U4 U3 C1 RL I4 SW2 SW1 + DC I1 I2 I3 VIN L1 U2 Figure 4. Typical Trailing Edge Control Scheme Ct A V SS DELAY =× 25 125 µ . Cms A V nF SS =× = 5 25 125 100 µ . IkHz nC mA GATEDRIVE =× = 100 90 9 R VV II I BIAS BIAS CC CC G z = − ++ R VV mA mA mA BIAS = − ++ = 20 15 69 5 250 Ω |
同様の部品番号 - ML4800IP |
|
同様の説明 - ML4800IP |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |