データシートサーチシステム |
|
ML4818CP データシート(PDF) 7 Page - Fairchild Semiconductor |
|
ML4818CP データシート(HTML) 7 Page - Fairchild Semiconductor |
7 / 13 page ML4818 PRODUCT SPECIFICATION 7 REV. 1.0.3 6/21/01 The ML4818 can also be used in current mode by sensing load current on the RAMP input (pin 3). The four output delay timers are programmed via an external RDELAY resistor as shown below. This resistor value should be no less than 1k Ω. Expressing R DELAY in kΩ the delay, in ns is: The ML4818 contains special logic circuits to provide for voltage mode feed-forward and lock out long pulses into the internal logic. This prevents instability from occuring when the Φ Comparator trips in voltage mode. Figure 3. Voltage Feed-Forward Circuit The collector of QR in figure 3 is high only during a power cycle. When the power cycle terminates, RAMP is pulled low. In voltage mode operation, a capacitor is connected from RAMP to GND with a resistor from RAMP to VIN to provide input voltage feed forward. Oscillator The ML4818 oscillator charges the external capacitor, CT, with a current (ISET) equal to 5/RT. When the CT voltage reaches the upper threshold (Ramp Peak), the comparator changes state, turning on the current sink which discharges CT to the lower threshold (Ramp Valley). The CT pin is clamped to Ramp Valley by Q1 (Figure 5) to prevent inaccu- racy due to undershoot on CT. To use the CLOCK output for driving external synchroniza- tion circuitry, a pull-down resistor is required from CLOCK to GND. Figure 4. Ocillator Timing Diagram Figure 5. Ocillator Block Diagram For frequencies of less than 500kHz, oscillator frequency can be set by using the following formulae: Error Amplifier The ML4818 error amplifier is a 2.5MHz bandwidth, 8.5V/ µs slew rate op-amp with provision for limiting the positive output voltage swing (output inhibit line) to implement the soft start function. The error amplifier output source current is limited to 4.5mA. Figure 6. Error Amplifier Open-Loop Gain and Phase vs. Frequency Figure 7. Power Driver Simplified Schematic T DELAY 33 R DELAY × 〈〉 = 45 + (1) 3 RAMP S R Q Φ MOD OUTPUT OSC QR CLOCK TD CT RAMP PEAK RAMP VALLEY TC 11 + – 2 13 5V CLOCK OUT 5V 5.5mA 1.7V RT ISET CT ISET 250 Ω Q1 f OSC 1 0.52C TRT 500C T + --------------------------------------------------- = (2) 120 100 80 60 40 20 0 180 135 90 45 0 0 100 1k 10k 100k 1M 10M FREQUENCY GAIN PHASE POWER GND Q1 Q2 OUT VCC VCC |
同様の部品番号 - ML4818CP |
|
同様の説明 - ML4818CP |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |