AD9920ABBCZRL datasheet(26/112 Pages) AD

部品番号	AD9920ABBCZRL

部品情報	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator

Download	112 Pages

Scroll/Zoom	100%

メーカー	AD [Analog Devices]

ホームページ	http://www.analog.com

Logo

26 / 112 page

AD9920A

Rev. B | Page 26 of 112

Table 12. HBLK Pattern Registers

Register

Length

(Bits)

Range

Description

HBLK_MODE

2

0 to 1 HBLK modes

Enables different HBLK toggle position operations.

0 = normal mode; six toggle positions available for even and odd lines.

If even/odd alternation is not needed, set toggles for even and odd lines to the

same value. In addition to the six toggle positions, the HBLKSTART, HBLKEND,

HBLKLEN, and HBLKREP registers can be used to generate HBLK patterns. If even/

odd alternation is not needed, set toggles for even and odd lines to the same value.

1 = advanced HBLK mode; divides HBLK interval into six repeat areas.

Uses HBLKSTARTA/B/C and RAxHxREPA/B/C registers; the latter, depending on the

mode of operation, are stored in the HBLKTOGO1 to HBLKTOGO6 and HBLKTOGE1

to HBLKTOGE6 registers (Address 0x19 to Address 0x1E; see Table 63).

2 = test mode only; do not access.

3 = test mode only; do not access.

HBLKSTART

13

0 to 8191 pixel location

Start location for HBLK in HBLK Mode 0 and HBLK Mode 1.

HBLKEND

13

0 to 8191 pixel location

End location for HBLK in HBLK Mode 0 and HBLK Mode 1.

HBLKLEN

13

0 to 8191 pixels

HBLK length in HBLK Mode 0 and HBLK Mode 1.

HBLKREP

13

0 to 8191 repetitions

Number of HBLK repetitions in HBLK Mode 0 and HBLK Mode 1.

HBLKMASK_H1

1

High/low

Masking polarity for H1/H3/H5/H7 during HBLK.

HBLKMASK_H2

1

High/low

Masking polarity for H2/H4/H6/H8 during HBLK.

HBLKMASK_HL

1

High/low

Masking polarity for HL during HBLK.

HBLKMASK_H3P

1

High/low

Masking polarity for H3P during 3-phase mode during HBLK.

HBLKTOGO1

13

0 to 8191 pixel location

First HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGO2

13

0 to 8191 pixel location

Second HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGO3

13

0 to 8191 pixel location

Third HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGO4

13

0 to 8191 pixel location

Fourth HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGO5

13

0 to 8191 pixel location

Fifth HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGO6

13

0 to 8191 pixel location

Sixth HBLK toggle position for odd lines in HBLK Mode 0.

HBLKTOGE1

13

0 to 8191 pixel location

First HBLK toggle position for even lines in HBLK Mode 0.

HBLKTOGE2

13

0 to 8191 pixel location

Second HBLK toggle position for even lines in HBLK Mode 0.

HBLKTOGE3

13

0 to 8191 pixel location

Third HBLK toggle position for even lines in HBLK Mode 0.

HBLKTOGE4

13

0 to 8191 pixel location

Fourth HBLK toggle position for even lines in HBLK Mode 0.

HBLKTOGE5

13

0 to 8191 pixel location

Fifth HBLK toggle position for even lines in HBLK Mode 0.

HBLKTOGE6

13

0 to 8191 pixel location

Sixth HBLK toggle position for even lines in HBLK Mode 0.

RA0H1REPA/B/C

12

0 to 15 HCLK pulses for

each A, B, and C

HBLK Repeat Area 0. Number of H1 repetitions for HBLKSTARTA/B/C in

HBLK Mode 1 for even lines; odd lines defined using HBLKALT_PAT.

Bits[3:0]: RA0H1REPA. Number of H1 pulses following HBLKSTARTA.

Bits[7:4]: RA0H1REPB. Number of H1 pulses following HBLKSTARTB.

Bits[11:8]: RA0H1REPC. Number of H1 pulses following HBLKSTARTC.

RA1H1REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 1. Number of H1 repetitions for HBLKSTARTA/B/C.

RA2H1REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 2. Number of H1 repetitions for HBLKSTARTA/B/C.

RA3H1REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 3. Number of H1 repetitions for HBLKSTARTA/B/C.

RA4H1REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 4. Number of H1 repetitions for HBLKSTARTA/B/C.

RA5H1REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 5. Number of H1 repetitions for HBLKSTARTA/B/C.

RA0H2REPA/B/C

12

0 to 15 HCLK pulses for

each A, B, and C

HBLK Repeat Area 0. Number of H2 repetitions for HBLKSTARTA/B/C in

HBLK Mode 1 for even lines; odd lines defined using HBLKALT_PAT.

Bits[3:0]: RA0H2REPA. Number of H2 pulses following HBLKSTARTA.

Bits[7:4]: RA0H2REPB. Number of H2 pulses following HBLKSTARTB.

Bits[11:8]: RA0H2REPC. Number of H2 pulses following HBLKSTARTC.

RA1H2REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 1. Number of H2 repetitions for HBLKSTARTA/B/C.

RA2H2REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 2. Number of H2 repetitions for HBLKSTARTA/B/C.

RA3H2REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 3. Number of H2 repetitions for HBLKSTARTA/B/C.

RA4H2REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 4. Number of H2 repetitions for HBLKSTARTA/B/C.

RA5H2REPA/B/C

12

0 to 15 HCLK pulses

HBLK Repeat Area 5. Number of H2 repetitions for HBLKSTARTA/B/C.

同様の部品番号 - AD9920ABBCZRL

メーカー	部品番号	データシート	部品情報
Analog Devices	AD9920A	73Kb / 2P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator Rev. Sp0
Analog Devices	AD9920A	1Mb / 112P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator REV. B

More results

同様の説明 - AD9920ABBCZRL

メーカー	部品番号	データシート	部品情報
Analog Devices	AD9920A	73Kb / 2P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator Rev. Sp0
	AD9920A	1Mb / 112P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator REV. B
	AD9923A	1Mb / 88P	CCD Signal Processor with V-Driver and Precision Timing??Generator REV. 0
	AD9992	775Kb / 92P	12-Bit CCD Signal Processor with Precision Timing Generator REV. C
	AD9992	1Mb / 92P	12-Bit CCD Signal Processor with Precision Timing Generator Rev. C
	AD9995	2Mb / 60P	12-Bit CCD Signal Processor with Precision Timing Generator REV. 0
	AD9923A	1Mb / 84P	CCD Signal Processor with V-Driver and Precision Timing Generator REV. A
	AD9995	1Mb / 60P	12-Bit CCD Signal Processor with Precision Timing ??Generator REV. 0
	AD9994	63Kb / 2P	12-Bit CCD Signal Processor with Precision Timing Generator Rev. Sp0
	AD9992	1Mb / 92P	12-Bit CCD Signal Processor with Precision Timing Generator REV. C

More results

AD9920ABBCZRL データシート(PDF) 26 Page - Analog Devices

AD9920ABBCZRL データシート(HTML) 26 Page - Analog Devices

同様の部品番号 - AD9920ABBCZRL

同様の説明 - AD9920ABBCZRL

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

AD9920ABBCZRL データシート(PDF) 26 Page - Analog Devices

AD9920ABBCZRL データシート(HTML) 26 Page - Analog Devices

同様の部品番号 - AD9920ABBCZRL

同様の説明 - AD9920ABBCZRL

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード