データシートサーチシステム |
|
P-LFBGA-80-2 データシート(PDF) 4 Page - Infineon Technologies AG |
|
P-LFBGA-80-2 データシート(HTML) 4 Page - Infineon Technologies AG |
4 / 252 page For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com PEB 20525 Revision History: 2000-09-14 DS 1 Previous Version: PASSAT V1.1 Preliminary Data Sheet, 09.99, DS2 Page (previous Version) Page (current Version) Subjects (major changes since last revision) 33-35 36-38 Correction: signal ’OSR’ is multiplexed with signal ’CD’, signal ’OST’ is multiplexed with ’CTS’ (was vice versa) 81 84 corrected HDLC receive address recognition table n.a. 232, 235 Added timing diagram for external DMA support signals n.a. 232 Added address timing diagram for Intel multiplexed mode (signal ALE) 222 226 Chapter "Electrical Characteristics" updated with final characterization results. |
同様の部品番号 - P-LFBGA-80-2 |
|
同様の説明 - P-LFBGA-80-2 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |