データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5313 データシート(PDF) 9 Page - Analog Devices

部品番号 AD5313
部品情報  2.5 V to 5.5 V, 230 關A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5313 データシート(HTML) 9 Page - Analog Devices

Back Button AD5313 Datasheet HTML 5Page - Analog Devices AD5313 Datasheet HTML 6Page - Analog Devices AD5313 Datasheet HTML 7Page - Analog Devices AD5313 Datasheet HTML 8Page - Analog Devices AD5313 Datasheet HTML 9Page - Analog Devices AD5313 Datasheet HTML 10Page - Analog Devices AD5313 Datasheet HTML 11Page - Analog Devices AD5313 Datasheet HTML 12Page - Analog Devices AD5313 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
AD5303/AD5313/AD5323
Rev. B | Page 9 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
LDAC
VDD
VREFB
BUF A
VOUTA
VREFA
CLR
BUF B
16
15
14
13
12
11
10
9
GND
DIN
SCLK
PD
DCEN
VOUTB
SYNC
SDO
AD5303/
AD5313/
AD5323
TOP VIEW
(Not to Scale)
Figure 6. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CLR
Active Low Control Input. Loads all zeros to both input and DAC registers.
2
LDAC
Active Low Control Input. Transfers the contents of the input registers to their respective DAC registers. Pulsing
this pin low allows either or both DAC registers to be updated if the input registers have new data. This allows
the simultaneous update of both DAC outputs.
3
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled to GND.
4
VREFB
Reference Input Pin for DAC B. It may be configured as a buffered or an unbuffered input, depending on the state
of the BUF B pin. It has an input range from 0 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode.
5
VREFA
Reference Input Pin for DAC A. It may be configured as a buffered or an unbuffered input depending on the state
of the BUF A pin. It has an input range from 0 to VDD in unbuffered mode and from 1 V to VDD in buffered mode.
6
VOUTA
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
7
BUF A
Control Pin. Controls whether the reference input for DAC A is unbuffered or buffered. If this pin is tied low, the
reference input is unbuffered. If it is tied high, the reference input is buffered.
8
BUF B
Control Pin. Controls whether the reference input for DAC B is unbuffered or buffered. If this pin is tied low, the
reference input is unbuffered. If it is tied high, the reference input is buffered.
9
DCEN
This pin is used to enable the daisy-chaining option. This should be tied high if the part is being used in a daisy
chain. The pin should be tied low if it is being used in standalone mode.
10
PD
Active Low Control Input. Acts as a hardware power-down option. This pin overrides any software power-down
option. Both DACs go into power-down mode when this pin is tied low. The DAC outputs go into a high
impedance state and the current consumption of the part drops to 200 nA @ 5 V (50 nA @ 3 V).
11
VOUTB
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
12
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling
edges of the following 16 clocks. If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts
as an interrupt and the write sequence is ignored by the device.
13
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data
can be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
14
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input. The DIN input buffer is powered down after each write cycle.
15
GND
Ground Reference Point for All Circuitry on the Part.
16
SDO
Serial Data Output. Can be used for daisy-chaining a number of these devices together or for reading back the
data in the shift register for diagnostic purposes. The serial data output is valid on the falling edge of the clock.


同様の部品番号 - AD5313

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5313 AD-AD5313 Datasheet
227Kb / 18P
   2.5 V to 5.5 V, 230 uA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5313 AD-AD5313 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
AD5313 AD-AD5313 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5313 AD-AD5313 Datasheet
274Kb / 20P
   2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5313 AD-AD5313 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results

同様の説明 - AD5313

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5302 AD-AD5302_11 Datasheet
1Mb / 24P
   2.5 V to 5.5 V, 230 關A, Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. D
AD5302 AD-AD5302_15 Datasheet
1Mb / 24P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. D
AD5322 AD-AD5322_15 Datasheet
1Mb / 24P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. D
AD5312 AD-AD5312_15 Datasheet
1Mb / 24P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. D
AD5313 AD-AD5313_15 Datasheet
464Kb / 28P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
REV. B
AD5323 AD-AD5323_15 Datasheet
464Kb / 28P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
REV. B
AD5303 AD-AD5303_15 Datasheet
464Kb / 28P
   2.5 V to 5.5 V, 230 A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
REV. B
AD5302 AD-AD5302 Datasheet
207Kb / 16P
   2.5 V to 5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5303 AD-AD5303 Datasheet
227Kb / 18P
   2.5 V to 5.5 V, 230 uA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5332 AD-AD5332_15 Datasheet
327Kb / 20P
   2.5 V to 5.5 V, 230 A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com