データシートサーチシステム |
|
74HCT4351 データシート(PDF) 2 Page - NXP Semiconductors |
|
74HCT4351 データシート(HTML) 2 Page - NXP Semiconductors |
2 / 17 page December 1990 2 Philips Semiconductors Product specification 8-channel analog multiplexer/demultiplexer with latch 74HC/HCT4351 FEATURES • Wide analog input voltage range: ± 5 V • Low “ON” resistance: 80 Ω (typ.) at VCC − VEE = 4.5 V 70 Ω (typ.) at VCC − VEE = 6.0 V 60 Ω (typ.) at VCC − VEE = 9.0 V • Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals • Typical “break before make” built in • Address latches provided • Output capability: non-standard • ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4351 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4351 are 8-channel analog multiplexers/demultiplexers with three select inputs (S0 to S2), two enable inputs (E1 and E2), a latch enable input (LE), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z). With E1 LOW and E2 is HIGH, one of the eight switches is selected (low impedance ON-state) by S0 to S2. The data at the select inputs may be latched by using the active LOW latch enable input (LE). When LE is HIGH the latch is transparent. When either of the two enable inputs, E1 (active LOW) and E2 (active HIGH), is inactive, all 8 analog switches are turned off. VCC and GND are the supply voltage pins for the digital control inputs (S0 to S2, LE, E1 and E2). The VCC to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (Y0 to Y7, and Z) can swing between VCC as a positive limit and VEE as a negative limit. VCC − VEE may not exceed 10.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground). QUICK REFERENCE DATA VEE = GND = 0 V; Tamb =25 °C; tr =tf = 6 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT HC HCT tPZH / tPZL turn “ON” time E1, E2 or Sn to Vos CL = 15 pF; RL =1 kΩ; VCC = 5 V 2735ns tPHZ / tPLZ turn “OFF” time E1, E2 or Sn to Vos 21 23 ns CI input capacitance 3.5 3.5 pF CPD power dissipation capacitance per switch notes 1 and 2 25 25 pF CS max. switch capacitance independent (Y) 5 5 pF common (Z) 25 25 pF Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD =CPD × VCC2 × fi +∑ {(CL+ CS) × VCC2 × fo} where: fi = input frequency in MHz fo = output frequency in MHz CL = output load capacitance in pF CS = max. switch capacitance in pF ∑ {(CL+ CS) × VCC2 × fo} = sum of outputs VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC − 1.5 V ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information”. |
同様の部品番号 - 74HCT4351 |
|
同様の説明 - 74HCT4351 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |