データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MTB09P03J3 データシート(PDF) 2 Page - Cystech Electonics Corp.

部品番号 MTB09P03J3
部品情報  P-Channel Logic Level Enhancement Mode Power MOSFET
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CYSTEKEC [Cystech Electonics Corp.]
ホームページ  http://www.cystekec.com
Logo CYSTEKEC - Cystech Electonics Corp.

MTB09P03J3 データシート(HTML) 2 Page - Cystech Electonics Corp.

  MTB09P03J3 Datasheet HTML 1Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 2Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 3Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 4Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 5Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 6Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 7Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 8Page - Cystech Electonics Corp. MTB09P03J3 Datasheet HTML 9Page - Cystech Electonics Corp.  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
CYStech Electronics Corp.
Spec. No. : C808J3
Issued Date : 2010.01.18
Revised Date : 2013.12.26
Page No. : 2/9
MTB09P03J3
CYStek Product Specification
Absolute Maximum Ratings (TC=25
°C, unless otherwise noted)
Parameter
Symbol
Limits
Unit
Drain-Source Voltage
VDS
-30
Gate-Source Voltage
VGS
±
20
V
Continuous Drain Current @ TC=25
°C
ID
-75
Continuous Drain Current @ TC=100
°C
ID
-48
Pulsed Drain Current *1
IDM
-160
Avalanche Current
IAS
-20
A
Avalanche Energy @ L=0.1mH, ID=-20A, RG=25Ω
EAS
20
mJ
Total Power Dissipation @TC=25℃
93
Total Power Dissipation @TC=100℃
Pd
50
W
Operating Junction and Storage Temperature Range
Tj, Tstg
-55~+150
°C
100% UIS testing in condition of VD=-15V, L=0.1mH, VG=-10V, IL=-15A, Rated VDS=-30V P-Channel
Note : *1
. Pulse width limited by maximum junction temperature
*2. Duty cycle ≤ 1%
Thermal Data
Parameter
Symbol
Value
Unit
Thermal Resistance, Junction-to-case, max
Rth,j-c
1.34
°C/W
Thermal Resistance, Junction-to-ambient, max
Rth,j-a
50 (Note)
°C/W
Thermal Resistance, Junction-to-ambient, max
Rth,j-a
110
°C/W
Note : When mounted on the minimum pad size recommended (PCB mount).
Characteristics (Tc=25
°C, unless otherwise specified)
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Static
BVDSS
-30
-
-
V
VGS=0V, ID=-250μA
VGS(th)
-1
-1.5
-3
V
VDS =VGS, ID=-250μA
GFS *1
-
37
-
S
VDS =-5V, ID=-25A
IGSS
-
-
±
100
nA
VGS=±20, VDS=0V
-
-
-1
VDS =-24V, VGS =0V
IDSS
-
-
-10
μA
VDS =-24V, VGS =0V, Tj=125
°C
-
8
9
VGS =-10V, ID=-25A
RDS(ON) *1
-
11
15
VGS =-4.5V, ID=-10A
Dynamic
Qg *1, 2
-
56
-
Qgs *1, 2
-
7.9
-
Qgd *1, 2
-
11.5
-
nC
ID=-25A, VDS=-15V, VGS=-10V
td(ON) *1, 2
-
22
-
tr
*1, 2
-
20
-
td(OFF) *1, 2
-
65
-
tf
*1, 2
-
12
-
ns
VDS=-15V, ID=-1A, VGS=-10V,
RG=2.7Ω


同様の部品番号 - MTB09P03J3

メーカー部品番号データシート部品情報
logo
Cystech Electonics Corp...
MTB09P03E3 CYSTEKEC-MTB09P03E3 Datasheet
386Kb / 8P
   P-Channel Enhancement Mode Power MOSFET
MTB09P03E3-0-UB-X CYSTEKEC-MTB09P03E3-0-UB-X Datasheet
386Kb / 8P
   P-Channel Enhancement Mode Power MOSFET
More results

同様の説明 - MTB09P03J3

メーカー部品番号データシート部品情報
logo
Cystech Electonics Corp...
MTP4835L3 CYSTEKEC-MTP4835L3 Datasheet
342Kb / 8P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB60P06E3 CYSTEKEC-MTB60P06E3 Datasheet
268Kb / 7P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTP9006E3 CYSTEKEC-MTP9006E3 Datasheet
257Kb / 6P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB7D0P03J3 CYSTEKEC-MTB7D0P03J3 Datasheet
464Kb / 9P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB25P06FP CYSTEKEC-MTB25P06FP Datasheet
346Kb / 8P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB12P04J3 CYSTEKEC-MTB12P04J3 Datasheet
343Kb / 7P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTEF1P15L3 CYSTEKEC-MTEF1P15L3 Datasheet
290Kb / 8P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB90P06Q8 CYSTEKEC-MTB90P06Q8 Datasheet
344Kb / 9P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTP4060J3 CYSTEKEC-MTP4060J3 Datasheet
326Kb / 8P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB25P06J3 CYSTEKEC-MTB25P06J3 Datasheet
290Kb / 9P
   P-Channel Logic Level Enhancement Mode Power MOSFET
MTB45P03Q8 CYSTEKEC-MTB45P03Q8 Datasheet
364Kb / 8P
   P-Channel Logic Level Enhancement Mode Power MOSFET
More results


Html Pages

1 2 3 4 5 6 7 8 9


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com