データシートサーチシステム |
|
STXB48BS4H000P1 データシート(PDF) 3 Page - OPLINK Communications Inc. |
|
STXB48BS4H000P1 データシート(HTML) 3 Page - OPLINK Communications Inc. |
3 / 4 page Oplink Communications, Inc. Application Notes Interface Circuit DIFFERENTIAL DIRECT-COUPLED PECL STX-48 7 / 18 50 ohm line 50 ohm line 50 ohm line 50 ohm line 0.01 VCC - 2 V 5 / 20 DATA+ / CLK+ DATA- / CLK- 6 / 19 STX-48 7 / 18 0.01 0.022 5 / 20 DATA+/ CLK+ 6 / 19 0.022 DATA-/ CLK- DIFFERENTIAL AC-COUPLED Control Circuit Bias Circuit 200Ω 10Ω PD Imon Ib LD 3KΩ 3KΩ FM+ BM+ VCC VCC VEE VEE FM - BM - 3KΩ 3KΩ T DC DATA CLOCK Monitor Circuit Timing Diagram (Clocked Operation) STX48 Series R04.2008.04.30 3 When the DATA+ input is at logic HIGH and DATA- input is at logic LOW, the LD is ON; and vice versa. The transmitter is normally enabled (i.e. when the TX DISABLE control input is not connected). When theTX DISABLE input voltage is higher than V CC - 2 V, the laser is disabled (less than -30dBm output power) independent of the input data. The transmitter incorporates an Average Power Control (APC) loop to stabilize the transmitter average optical output power against temperature variation. The APC loop always acts to keep the transmitter average optical output power at a constant value (when the transmitter is enabled). Therefore, when the input data is all continuous“zeroes”or all continuous “ones”, the transmitter optical output power is a constant level equal to the nominal average optical output power (not at the “OFF” level or at the “ON” level). When the MODE SELECTOR input is left unconnected or at logic “LOW” (V EE to VEE + 1.5V), the transmitter is in clocked operation mode. In this mode, the input clock resynchronizes the incoming data to reduce timing jitter.The timing between the DATA and CLOCK inputs is as shown below. When the MODE SELECTOR input at logic “HIGH” (V CC - 1.5V to VCC), the transmitter is in non-clocked operation mode. In this mode, the CLOCK inputs are not used and hence need not be provided. The transmitter has internal 50 ohm termination to V TD (pin 6) for DATA inputs & V TC (pin 19) for CLOCK inputs. The DATA & CLOCK interface can be either direct PECL/ECL coupling or via AC coupling as shown below. The use of differential signals is strongly recommended. In cases where only single-ended signal is available, the unused DATA input pin should be biased to V CC - 1.29 V for direct PECL/ ECL coupling or bypassed to AC Ground for AC coupling. Similarly, the unused CLOCK input pin should be bypassed with a 0.01 μF capacitor to V EE . |
同様の部品番号 - STXB48BS4H000P1 |
|
同様の説明 - STXB48BS4H000P1 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |