データシートサーチシステム |
|
AD5160 データシート(PDF) 5 Page - Analog Devices |
|
AD5160 データシート(HTML) 5 Page - Analog Devices |
5 / 16 page Data Sheet AD5160 TIMING CHARACTERISTICS—ALL VERSIONS VDD = +5V ± 10%, or +3V ± 10%; VA = VDD; VB = 0 V; –40°C < TA < +125°C; unless otherwise noted. Table 3. Parameter Symbol Conditions Min Typ1 Max Unit SPI INTERFACE TIMING CHARACTERISTICS1, 2 Specifications apply to all parts Clock Frequency fCLK 25 MHz Input Clock Pulse Width tCH, tCL Clock level high or low 20 ns Data Setup Time tDS 5 ns Data Hold Time tDH 5 ns CS Setup Time tCSS 15 ns CS High Pulse Width tCSW 40 ns CLK Fall to CS Fall Hold Time tCSH0 0 ns CLK Fall to CS Rise Hold Time tCSH1 0 ns 1 See the timing diagram, Figure 38, for location of measured values. All input control voltages are specified with tR = tF = 2 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. 2 Guaranteed by design and not subject to production test. Rev. C | Page 5 of 16 |
同様の部品番号 - AD5160_15 |
|
同様の説明 - AD5160_15 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |