データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7244 データシート(PDF) 4 Page - Analog Devices

部品番号 AD7244
部品情報  LC MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7244 データシート(HTML) 4 Page - Analog Devices

  AD7244_15 Datasheet HTML 1Page - Analog Devices AD7244_15 Datasheet HTML 2Page - Analog Devices AD7244_15 Datasheet HTML 3Page - Analog Devices AD7244_15 Datasheet HTML 4Page - Analog Devices AD7244_15 Datasheet HTML 5Page - Analog Devices AD7244_15 Datasheet HTML 6Page - Analog Devices AD7244_15 Datasheet HTML 7Page - Analog Devices AD7244_15 Datasheet HTML 8Page - Analog Devices AD7244_15 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
AD7242/AD7244
REV. A
–4–
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7242/AD7244 feature proprietary ESD protection circuitry, permanent damage
may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
TIMING CHARACTERISTICS1, 2
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Parameter
(J, K, A, B Versions)
(S Version)
Units
Conditions/Comments
t1
50
50
ns min
TFS
to TCLK Falling Edge
t2
75
100
ns min
TCLK Falling Edge to TFS
t3
3
150
200
ns min
TCLK Cycle Time
t4
30
40
ns min
Data Valid to TCLK Setup Time
t5
75
100
ns min
Data Valid to TCLK Hold Time
t6
40
40
ns min
LDAC
Pulse Width
NOTES
1Timing specifications are sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a volt-
age level of 1.6 V.
2See Figure 6.
3TCLK Mark/Space ratio is 40/60 to 60/40.
ABSOLUTE MAXIMUM RATINGS*
(TA = +25
°C unless otherwise noted)
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
VOUT to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSS to VDD
REF OUT to AGND . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
REF INA, REF INB to AGND . . . . . . . –0.3 V to VDD + 0.3 V
Digital Inputs to DGND . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Operating Temperature Range
J, K Versions
AD7244 . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
°C to +70°C
AD7242 . . . . . . . . . . . . . . . . . . . . . . . . . –40
°C to +85°C
A, B Versions . . . . . . . . . . . . . . . . . . . . . . . –40
°C to +85°C
S Version . . . . . . . . . . . . . . . . . . . . . . . . . –55
°C to +125°C
(VDD = +5 V
5%, VSS = –5 V
5%, AGND = DGND = 0 V)
PIN CONFIGURATIONS
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . . 550 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . . . . 6 mW/°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only, functional operation
of the device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
DIP
SOIC


同様の部品番号 - AD7244_15

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7244AQ AD-AD7244AQ Datasheet
319Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7244JN AD-AD7244JN Datasheet
319Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7244JR AD-AD7244JR Datasheet
319Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7244JRZ AD-AD7244JRZ Datasheet
283Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7244SQ3 AD-AD7244SQ3 Datasheet
319Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
More results

同様の説明 - AD7244_15

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7242 AD-AD7242_15 Datasheet
321Kb / 12P
   LC MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7242 AD-AD7242 Datasheet
319Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7244JRZ AD-AD7244JRZ Datasheet
283Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
AD7847 AD-AD7847_15 Datasheet
494Kb / 12P
   LC MOS Complete Dual 12 Bit MDACs
REV. C
AD7837ANZ AD-AD7837ANZ Datasheet
494Kb / 12P
   LC MOS COMPLETE, DUAL 12-BIT MDACS
REV. C
AD7837 AD-AD7837_15 Datasheet
494Kb / 12P
   LC MOS Complete Dual 12 Bit MDACs
REV. C
AD7837BRZ AD-AD7837BRZ Datasheet
494Kb / 12P
   LC MOS Complete, Dual 12-Bit MDACs
REV. C
AD7834 AD-AD7834_15 Datasheet
1Mb / 28P
   LC MOS Quad 14-Bit DACs
REV. D
AD7835 AD-AD7835_15 Datasheet
1Mb / 28P
   LC MOS Quad 14-Bit DACs
REV. D
AD7840 AD-AD7840_15 Datasheet
339Kb / 16P
   LC MOS Complete 14-Bit DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com