データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CD22103A データシート(PDF) 3 Page - Intersil Corporation

部品番号 CD22103A
部品情報  CMOS HDB3 High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTERSIL [Intersil Corporation]
ホームページ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD22103A データシート(HTML) 3 Page - Intersil Corporation

  CD22103A Datasheet HTML 1Page - Intersil Corporation CD22103A Datasheet HTML 2Page - Intersil Corporation CD22103A Datasheet HTML 3Page - Intersil Corporation CD22103A Datasheet HTML 4Page - Intersil Corporation CD22103A Datasheet HTML 5Page - Intersil Corporation CD22103A Datasheet HTML 6Page - Intersil Corporation CD22103A Datasheet HTML 7Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
70
Functional Description
The CD22103A is designed to code and decode HDB3
signals which are coded as binary digital signals (NRZ-lN)
and (+HDB3 IN, -HDB3 IN), accompanied by sampling
clocks (CTX) and (CRX). The two binary coded HDB3 out-
puts, (+HDB3 OUT, -HDB3 OUT) may be externally mixed to
create the ternary HDB3 signals (See Figure 1).
The two binary HDB3 input signals have been split from the
input ternary HDB3 in an external line receiver.
The receiver decoder converts binary unipolar inputs (+HDB3 IN,
-HDB3 IN), which were externally split from ternary bipolar HDB3
signals, and a synchronous clock signal (CRX) into binary unipolar
NRZ signals (NRZ-OUT).
Received signals not consistent with HDB3 coding rules are
detected as errors. The receiver error output (ERR) is active high
during one CRX period of each bit of received data that is inconsis-
tent with HDB3 coding rules.
An input string consisting of all ones (or marks) is detected and
signaled by a high level at the Alarm Signal (AIS) output. The AIS
output is set to a high level when less than three zeros are
received during two consecutive periods of the Reset Alarm Inhibit
Signal (RAIS). The AIS output is subsequently reset to a low level
when three or more zeros are received during two periods of the
reset signal (RAIS).
A diagnostic Loop-Test Mode may be entered by driving the Loop
Test Enable Input (LTE) high. In this mode the HDB3 transmitter
outputs (+HDB3 OUT, -HDB3 OUT) are internally connected to
the HDB3 receiver inputs, and the external HDB3 receiver inputs,
and the external HDB3 receiver inputs (+HDB3 IN, -HDB3 IN) are
disabled. The NRZ binary output signal (NRZ - OUT) corresponds
to the NRZ binary input signal (NRZ - IN) delayed by approxi-
mately 8 clock periods.
The Clock Receiver Output (CKR) is the product of the two HDB3
input signals or-ed together. The CRX clock signal may be derived
from the CKR signal with external clock extraction circuitry. In the
Loop Test Mode (LTE = 1) CKR is the product of the +HDB3 OUT
and -HDB3 OUT signals or-ed together.
The CD22103A may also be used to perform the AMI to NRZ
coding/decoding function. To use the CD22103A in this mode, the
HDB3/AMI control input is driven low.
Error Detection
Received HDB3/AMl binary input signals are checked for
coding violations, and an error signal (ERR) is generated as
described below.
• HDB3 Signals HDB3/AMl = High
The error signal (ERR) is flagged high for one CTX period if
a violation pulse (
±V) is received of the same polarity as the
last received violation pulse.
A violation pulse (
±V) is considered a reception error and
does not cause replacement of the last string of 4 bits to
zeros, if:
CRX to CKR (CRX = 8.448MHz)
Pretrigger
tP
5-
-
20
ns
Delay
tD
5-
-
20
ns
DYNAMIC OUTPUT
Transmitter Coder, CTX to HDB3 OUT:
Data Propagation Delay Time
tDD
3-
-
90
ns
Handling Delay Time
tHD
1
-
4
-
Clock Period
HDB3 OUT Output Pulse Width
(Clock duty cycle = 50%)
fCL = 2.048MHz
tW
3
238
-
260
ns
fCL = 8.448MHz
tW
353
-
65
Receiver Decoder
CRX to NRZ OUT:
Data Propagation Delay Times
tDD
4-
-
90
ns
Handling Delay Time
tHD
2
-
4
-
Clock Period
HDB3 IN to CKR
HDB3 Propagation Delay Time
LTE = 0
tIN CKR
4-
-
65
ns
LTE = 1
4
-
-
30
ns
Electrical Specifications
TA = -40
oC to 85oC for Plastic Package; -55oC to 125oC for Ceramic Package; V
DD = 4.5V to 5.5V;
CL = 15pF (Continued)
PARAMETER
SYMBOL
FIGURE
MIN
TYP
MAX
UNITS
CD22103A


同様の部品番号 - CD22103A

メーカー部品番号データシート部品情報
logo
Intersil Corporation
CD22103A INTERSIL-CD22103A Datasheet
122Kb / 6P
   CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
CD22103AD INTERSIL-CD22103AD Datasheet
122Kb / 6P
   CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
CD22103AE INTERSIL-CD22103AE Datasheet
122Kb / 6P
   CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
CD22103A INTERSIL-CD22103A_02 Datasheet
122Kb / 6P
   CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
More results

同様の説明 - CD22103A

メーカー部品番号データシート部品情報
logo
Intersil Corporation
CD22103A INTERSIL-CD22103A_02 Datasheet
122Kb / 6P
   CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
logo
Mitel Networks Corporat...
MT9125 MITEL-MT9125 Datasheet
299Kb / 16P
   CMOS Dual ADPCM Transcoder
MT9126 MITEL-MT9126 Datasheet
312Kb / 22P
   CMOS Quad ADPCM Transcoder
logo
MERITEK ELECTRONICS COR...
MPTS MERITEK-MPTS Datasheet
1Mb / 16P
   Excellent for high density applications
logo
List of Unclassifed Man...
GWX-38 ETC-GWX-38 Datasheet
53Kb / 1P
   Miniature size for high density applications
logo
Microchip Technology
HCS473 MICROCHIP-HCS473_13 Datasheet
1Mb / 68P
   KEELOQ짰 3-Axis Transcoder
2000-2013
logo
Motorola, Inc
DSP56371 MOTOROLA-DSP56371 Datasheet
1Mb / 102P
   high density CMOS device
logo
Freescale Semiconductor...
DSP56371 FREESCALE-DSP56371 Datasheet
954Kb / 68P
   high density CMOS device
logo
Fairchild Semiconductor
SA50 FAIRCHILD-SA50 Datasheet
56Kb / 5P
   DEVICES FOR BIPOLAR APPLICATIONS
SMBJ5V0 FAIRCHILD-SMBJ5V0 Datasheet
121Kb / 5P
   DEVICES FOR BIPOLAR APPLICATIONS
More results


Html Pages

1 2 3 4 5 6 7


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com