データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74LVC02A データシート(PDF) 5 Page - ON Semiconductor

部品番号 74LVC02A
部品情報  Low-Voltage CMOS Quad 2-Input NAND Gate
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

74LVC02A データシート(HTML) 5 Page - ON Semiconductor

  74LVC02A Datasheet HTML 1Page - ON Semiconductor 74LVC02A Datasheet HTML 2Page - ON Semiconductor 74LVC02A Datasheet HTML 3Page - ON Semiconductor 74LVC02A Datasheet HTML 4Page - ON Semiconductor 74LVC02A Datasheet HTML 5Page - ON Semiconductor 74LVC02A Datasheet HTML 6Page - ON Semiconductor 74LVC02A Datasheet HTML 7Page - ON Semiconductor 74LVC02A Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
74LVC02A
www.onsemi.com
5
AC ELECTRICAL CHARACTERISTICS (tR = tF = 2.5 ns)
Symbol
Parameter
Conditions
−40
5C to +855C
−40
5C to +1255C
Unit
Min
Typ1
Max
Min
Typ1
Max
tpd
Propagation Delay (Note 5)
VCC = 1.2 V
14.0
ns
VCC = 1.65 V to 1.95 V
0.5
4.0
8.6
0.5
10.1
ns
VCC = 2.3 V to 2.7 V
0.5
2.4
4.9
0.5
5.7
VCC = 2.7 V
0.5
2.5
5.1
0.5
6.5
VCC = 3.0 V to 3.6 V
0.5
2.2
4.4
0.5
5.5
tsk(0)
Output Skew Time (Note 6)
VCC = 3.0 V to 3.6 V
1.0
1.5
ns
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Typical values are measured at TA = 25
°C and VCC = 3.3 V, unless stated otherwise.
5. tpd is the same as tPLH and tPHL.
6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH−to−LOW (tOSHL) or LOW−to−HIGH (tOSLH); parameter
guaranteed by design.
DYNAMIC SWITCHING CHARACTERISTICS
Symbol
Characteristic
Condition
TA = +25°C
Unit
Min
Typ
Max
VOLP
Dynamic LOW Peak Voltage (Note 7)
VCC = 3.3 V, CL = 50 pF, VIH = 3.3 V, VIL = 0 V
VCC = 2.5 V, CL = 30 pF, VIH = 2.5 V, VIL = 0 V
0.8
0.6
V
VOLV
Dynamic LOW Valley Voltage (Note 7)
VCC = 3.3 V, CL = 50 pF, VIH = 3.3 V, VIL = 0 V
VCC = 2.5 V, CL = 30 pF, VIH = 2.5 V, VIL = 0 V
−0.8
−0.6
V
7. Number of outputs defined as “n”. Measured with “n−1” outputs switching from HIGH−to−LOW or LOW−to−HIGH. The remaining output is
measured in the LOW state.
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Condition
Typical
Unit
CIN
Input Capacitance
VCC = 3.3 V, VI = 0 V or VCC
4.0
pF
COUT
Output Capacitance
VCC = 3.3 V, VI = 0 V or VCC
5.0
pF
CPD
Power Dissipation Capacitance
(Note 8)
Per input; VI = GND or VCC
pF
VCC = 1.65 V to 1.95 V
2.5
VCC = 2.3 V to 2.7 V
5.7
VCC = 3.0 V to 3.6 V
8.5
8. CPD is used to determine the dynamic power dissipation (PD in mW).
PD = CPD x VCC2 x fi x N + S (CL x VCC2 x fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF VCC = supply voltage in Volts
N = number of outputs switching
S(CL x VCC2 x fo) = sum of the outputs.


同様の部品番号 - 74LVC02A

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC02A PHILIPS-74LVC02A Datasheet
88Kb / 10P
   Quad 2-input NOR gate
1998 Apr 28
logo
Nexperia B.V. All right...
74LVC02A NEXPERIA-74LVC02A Datasheet
232Kb / 12P
   Quad 2-input NOR gate
Rev. 10 - 17 September 2021
74LVC02A-Q100 NEXPERIA-74LVC02A-Q100 Datasheet
746Kb / 14P
   Quad 2-input NOR gate
logo
NXP Semiconductors
74LVC02ABQ NXP-74LVC02ABQ Datasheet
164Kb / 14P
   Quad 2-input NOR gate
Rev. 8-16 November 2011
logo
Nexperia B.V. All right...
74LVC02ABQ NEXPERIA-74LVC02ABQ Datasheet
232Kb / 12P
   Quad 2-input NOR gate
Rev. 10 - 17 September 2021
More results

同様の説明 - 74LVC02A

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC74LCX00 ONSEMI-MC74LCX00 Datasheet
135Kb / 7P
   LOW-VOLTAGE CMOS QUAD 2-INPUT NAND GATE
1996 REV 1
74LVC32A ONSEMI-74LVC32A Datasheet
95Kb / 8P
   Low-Voltage CMOS Quad 2-Input NAND Gate
October, 2015 ??Rev. 0
MC74LCX00DTR2G ONSEMI-MC74LCX00DTR2G Datasheet
156Kb / 7P
   Low-Voltage CMOS Quad 2-Input NAND Gate
October, 2012 ??Rev. 8
74LVC08A ONSEMI-74LVC08A Datasheet
94Kb / 8P
   Low-Voltage CMOS Quad 2-Input NAND Gate
September, 2015 ??Rev. 0
logo
STMicroelectronics
74LVQ00 STMICROELECTRONICS-74LVQ00_04 Datasheet
285Kb / 11P
   LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE
logo
ON Semiconductor
74LVC240A ONSEMI-74LVC240A Datasheet
94Kb / 9P
   Low-Voltage CMOS Quad 2-Input NAND Gate
October, 2015 ??Rev. 0
MC74LCX00 ONSEMI-MC74LCX00_05 Datasheet
80Kb / 8P
   Low-Voltage CMOS Quad 2-Input NAND Gate
January, 2005 ??Rev. 5
logo
Motorola, Inc
MC74LVQ00 MOTOROLA-MC74LVQ00 Datasheet
179Kb / 7P
   LOW-VOLTAGE CMOS QUAD 2-INPUT NAND GATE
logo
ON Semiconductor
74LVC00A ONSEMI-74LVC00A Datasheet
95Kb / 8P
   Low-Voltage CMOS Quad 2-Input NAND Gate
September, 2015 ??Rev. 0
74LVC126A ONSEMI-74LVC126A Datasheet
101Kb / 9P
   Low-Voltage CMOS Quad 2-Input NAND Gate
October, 2015 ??Rev. 0
More results


Html Pages

1 2 3 4 5 6 7 8


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com