A

Y

OE

1

2

4

SN74AHC1G126-EP

SCLS731 – DECEMBER 2013

www.ti.com

LOGIC DIAGRAM (POSITIVE LOGIC)

ABSOLUTE MAXIMUM RATINGS

(1)

over operating junction temperature range (unless otherwise noted)

Supply voltage range

−0.5 V to 7 V

−0.5 V to 7 V

Input clamp current

-20 mA

Output clamp current

±20 mA

Continuous output current

±25 mA

±50 mA

Junction temperature range

−55°C to 150°C

Storage temperature range

−65°C to 150°C

(1)

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating

conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

THERMAL INFORMATION

SN74AHC1G126-EP

DCK

UNITS

5 PINS

282.8

91.1

60.1

°C/W

1.6

59.2

N/A

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3)

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-

standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4)

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB

temperature, as described in JESD51-8.

(5)

The junction-to-top characterization parameter,

from the simulation data for obtaining

(6)

The junction-to-board characterization parameter,

from the simulation data for obtaining

(7)

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific

JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Spacer

2

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Product Folder Links: SN74AHC1G126-EP