データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LM10504 データシート(PDF) 5 Page - Texas Instruments

部品番号 LM10504
部品情報  LM10504 Triple Buck LDO Power Management Unit
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

LM10504 データシート(HTML) 5 Page - Texas Instruments

  LM10504_15 Datasheet HTML 1Page - Texas Instruments LM10504_15 Datasheet HTML 2Page - Texas Instruments LM10504_15 Datasheet HTML 3Page - Texas Instruments LM10504_15 Datasheet HTML 4Page - Texas Instruments LM10504_15 Datasheet HTML 5Page - Texas Instruments LM10504_15 Datasheet HTML 6Page - Texas Instruments LM10504_15 Datasheet HTML 7Page - Texas Instruments LM10504_15 Datasheet HTML 8Page - Texas Instruments LM10504_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 38 page
background image
LM10504
www.ti.com
SNVS739E – DECEMBER 2011 – REVISED MARCH 2013
General Electrical Characteristics
(1) (2)
Unless otherwise noted, VIN = 5.0V where: VIN = VIN_B1 = VIN_B2 = VIN_B3. Limits appearing in normal type apply for TJ = 25°C.
Limits appearing in boldface type apply over the entire operating junction temperature range of
−30°C ≤ TA = TJ ≤ +85°C.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
IQ(DEVSLP)
Quiescent supply current
DevSLP = HIGH, no load
100
200
µA
UNDER/OVERVOLTAGE LOCK OUT
VUVLO_RISING
2.75
2.9
3.05
VUVLO_FALLING
2.45
2.6
2.75
V
VOVLO_RISING
5.64
VOVLO_FALLING
5.54
DIGITAL INTERFACE
VIL
Logic input low
0.3*VIN_IO
SPI_CS, SPI_DI, SPI_CLK, RESET,
DevSLP
VIH
Logic input high
0.7*VIN_IO
VIL
Logic input low
0.3*VIN
Vselect_B2, Vselect_B3
V
VIH
Logic input high
0.7*VIN
VOL
Logic output low
0.2*VIN_IO
SPI_DO
VOH
Logic output high
0.8*VIN_IO
SPI_CS, SPI_DI, SPI_CLK,
−2
Vselect_B2, DevSLP
IIL
Input current, pin driven low
µA
Vselect_B3, RESET
−5
SPI_CS, SPI_DI, SPI_CLK,
2
Vselect_B3, RESET
IIH
Input current, pin driven high
µA
Vselect_B2, DevSLP
5
fSPI_MAX
SPI max frequency
10
MHz
tRESET
2
Minimum pulse width (3)
µsec
tDEVSLP
2
(1)
All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested
during production with TJ = 25°C. All hot and cold limits are ensured by correlating the electrical characteristics to process and
temperature variations and applying statistical process control.
(2)
Capacitors: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(3)
Specification ensured by design. Not tested during production.
Buck 1 Electrical Characteristics
(1) (2) (3)
Unless otherwise noted, VIN = 5.0V where: VIN=VIN_B1 = VIN_B2 = VIN_B3. Limits appearing in normal type apply for TJ = 25°C.
Limits appearing in boldface type apply over the entire operating junction temperature range of
−30°C ≤ TA = TJ ≤ +85°C.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
IQ
VIN DC bias current
No Load, PFM Mode
15
50
µA
Continuous maximum load current
IOUT_MAX
Buck 1 enabled, switching in PWM
1.6
A
(4) (5) (6)
IPEAK
Peak switching current limit
Buck 1 enabled, switching in PWM
1.9
2.1
2.6
A
Peak efficiency
η
IOUT = 0.3A
90
%
(4)
(1)
All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested
during production with TJ = 25°C. All hot and cold limits are ensured by correlating the electrical characteristics to process and
temperature variations and applying statistical process control.
(2)
Capacitors: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(3)
BUCK normal operation is ensured if VIN ≥ VOUT+1.0V.
(4)
Specification ensured by design. Not tested during production.
(5)
In applications where high power dissipation and/or poor thermal resistance is present the maximum ambient temperature may have to
be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = +125°C),
the maximum power dissipation of the device in the application (PD-MAX), and the junction-to-ambient thermal resistance of the
part/package in the application (
θJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (θJA × PD-MAX).
(6)
The amount of Absolute Maximum power dissipation allowed for the device depends on the ambient temperature and can be calculated
using the formula: P = (TJ–TA)/θJA, where TJ is the junction temperature, TA is the ambient temperature, and θJA is the junction-to-
ambient thermal resistance.
θJA is highly application and board-layout dependent. Internal thermal shutdown circuitry protects the device
from permanent damage. (See General Electrical Characteristics.)
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM10504


同様の部品番号 - LM10504_15

メーカー部品番号データシート部品情報
logo
Texas Instruments
LM10504TME TI1-LM10504TME Datasheet
778Kb / 35P
[Old version datasheet]   Triple Buck LDO Power Management Unit
LM10504TMX TI1-LM10504TMX Datasheet
778Kb / 35P
[Old version datasheet]   Triple Buck LDO Power Management Unit
More results

同様の説明 - LM10504_15

メーカー部品番号データシート部品情報
logo
Texas Instruments
LM10506 TI1-LM10506_14 Datasheet
1Mb / 43P
[Old version datasheet]   Triple Buck LDO Power Management Unit
LM10504 TI1-LM10504 Datasheet
778Kb / 35P
[Old version datasheet]   Triple Buck LDO Power Management Unit
LM10506 TI1-LM10506 Datasheet
780Kb / 35P
[Old version datasheet]   Triple Buck LDO Power Management Unit
LM10506 TI1-LM10506_15 Datasheet
1Mb / 43P
[Old version datasheet]   Triple Buck LDO Power Management Unit
LM10507 TI1-LM10507 Datasheet
1Mb / 40P
[Old version datasheet]   LM10507 Triple Buck LDO Power Management Unit
LM10502 TI1-LM10502 Datasheet
932Kb / 35P
[Old version datasheet]   Dual Buck LDO Power Management Unit
LM10524 TI1-LM10524 Datasheet
1Mb / 41P
[Old version datasheet]   LM10524 Triple Buck Power Management Unit
LM10524 TI1-LM10524_15 Datasheet
1Mb / 44P
[Old version datasheet]   LM10524 Triple Buck Power Management Unit
TPS65232 TI1-TPS65232 Datasheet
1Mb / 31P
[Old version datasheet]   TRIPLE BUCK POWER MANAGEMENT IC
TPS65232 TI1-TPS65232_16 Datasheet
1Mb / 32P
[Old version datasheet]   TRIPLE BUCK POWER MANAGEMENT IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com