データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74ACT3622-15PCB データシート(PDF) 6 Page - Texas Instruments

部品番号 SN74ACT3622-15PCB
部品情報  256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ACT3622-15PCB データシート(HTML) 6 Page - Texas Instruments

Back Button SN74ACT3622-15PCB Datasheet HTML 2Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 3Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 4Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 5Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 6Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 7Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 8Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 9Page - Texas Instruments SN74ACT3622-15PCB Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 31 page
background image
SN74ACT3622
256
× 36 × 2
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCAS247D – AUGUST 1993 – REVISED APRIL 1998
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (continued)
TERMINAL
NAME
I/O
DESCRIPTION
ORB
O
(port B)
Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and
reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB
is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to
empty memory.
RST1
I
FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur
while RST1 is low. The low-to-high transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset
selection. FIFO1 must be reset upon power up before data is written to its RAM.
RST2
I
FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur
while RST2 is low. The low-to-high transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset
selection. FIFO2 must be reset upon power up before data is written to its RAM.
W/RA
I
Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for a
low-to-high transition of CLKA. The A0 – A35 outputs are in the high-impedance state when W/RA is high.
W/RB
I
Port-B write/read select. A low on W/RB selects a write operation and a high selects a read operation on port B for a
low-to-high transition of CLKB. The B0 – B35 outputs are in the high-impedance state when W/RB is low.
detailed description
reset
The FIFO memories of the SN74ACT3622 are reset separately by taking their reset (RST1, RST2) inputs low
for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can
switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the
input-ready (IRA, IRB) flag low, the output-ready (ORA, ORB) flag low, the almost-empty (AEA, AEB) flag low,
and the almost-full (AFA, AFB) flag high. Resetting a FIFO also forces the mailbox (MBF1, MBF2) flag of the
parallel mailbox register high. After a FIFO is reset, its IR flag is set high after two clock cycles to begin normal
operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset (RST1, RST2) input latches the value of the flag-select (FS0, FS1)
inputs for choosing the almost-full and almost-empty offset programming method (see
almost-empty flag and
almost-full flag offset programming).
almost-empty flag and almost-full flag offset programming
Four registers in the SN74ACT3622 are used to hold the offset values for the AE and AF flags. The port-B
almost-empty (AEB) flag offset register is labeled X1 and the port-A almost-empty (AEA) flag offset register is
labeled X2. The port-A almost-full (AFA) flag offset register is labeled Y1 and the port-B almost-full (AFB) flag
offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset
registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A
(see Table 1).


同様の部品番号 - SN74ACT3622-15PCB

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622PCB TI-SN74ACT3622PCB Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622PQ TI-SN74ACT3622PQ Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results

同様の説明 - SN74ACT3622-15PCB

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638 TI-SN74ACT3638 Datasheet
461Kb / 30P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7805 TI-SN74ACT7805 Datasheet
193Kb / 14P
[Old version datasheet]   256 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com