データシートサーチシステム |
|
MC10EL34DG データシート(PDF) 6 Page - ON Semiconductor |
|
MC10EL34DG データシート(HTML) 6 Page - ON Semiconductor |
6 / 9 page MC10EL34, MC100EL34 www.onsemi.com 6 There are two distinct functional relationships between the Master Reset and Clock: CASE 1: If the MR is De-asserted (H−L), While the Clock is Still High, the Outputs will Follow the First Ensuing Clock Rising Edge. The EN signal will “freeze” the internal divider flip−flops on the first falling edge of CLK after its assertion. The internal divider flip−flops will maintain their state during the freeze. The EN is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip−flops will “unfreeze” and continue to their next state count with proper phase rela- tionships. CASE 2: If the MR is De−asserted (H−L), After the Clock has Transitioned Low, the Outputs will Follow the Second Ensuing Clock Rising Edge. CASE 1 CASE 2 Figure 2. Timing Diagrams CLOCK OUTPUT MR TRR CLOCK OUTPUT MR TRR Figure 3. Reset Recovery Time CLK Q0 Q1 Q2 EN Internal Clock Disabled Internal Clock Enabled MR CLK Q0 Q1 Q2 EN Internal Clock Disabled Internal Clock Enabled MR |
同様の部品番号 - MC10EL34DG |
|
同様の説明 - MC10EL34DG |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |