データシートサーチシステム |
|
MC10EP446 データシート(PDF) 3 Page - ON Semiconductor |
|
MC10EP446 データシート(HTML) 3 Page - ON Semiconductor |
3 / 20 page MC10EP446, MC100EP446 http://onsemi.com 3 Table 2. TRUTH TABLE Pin Function HIGH LOW CKSEL SOUT: PCLK = 8:1 CLK: SOUT = 1:1 SOUT CLK SOUT: PCLK = 8:1 CLK: SOUT = 1:2 SOUT CLK CKEN Synchronously Disables Normal Parallel to Serial Conversion Synchronously Enables Normal Parallel to Serial Conversion SYNC Asynchronously Resets Internal Flip−Flops* Synchronous Enable *The rising edge of SYNC will asynchronously reset the internal circuitry. The falling edge of the SYNC followed by the falling edge of CLK initiates the conversion process synchronously on the next rising edge of CLK. Table 3. INPUT VOLTAGE LEVEL SELECTION TABLE Input Function Connect To VCF Pin ECL Mode VEF Pin CMOS Mode No Connect TTL Mode* 1.5 V $ 100 mV *For TTL Mode, if no external voltage can be provided, the reference voltage can be provided by connecting the appropriate resistor between VCF and VEE pins. Table 4. DATA INPUT OPERATING VOLTAGE TABLE Power Supply (VCC,VEE) Data Inputs (D [0:7]) CMOS TTL PECL NECL PECL p p p N/A NECL N/A N/A N/A p Power Supply Resistor Value 10% (Tolerance) 3.3 V 1.5 k W 5.0 V 500 W |
同様の部品番号 - MC10EP446_14 |
|
同様の説明 - MC10EP446_14 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |