データシートサーチシステム |
|
IDT70T633 データシート(PDF) 11 Page - Integrated Device Technology |
|
IDT70T633 データシート(HTML) 11 Page - Integrated Device Technology |
11 / 27 page 11 IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Industrial and Commercial Temperature Ranges Timing of Power-Up Power-Down Waveform of Read Cycles(5) NOTES: 1. Timing depends on which signal is asserted last, OE, CE, LB or UB. 2. Timing depends on which signal is de-asserted first CE, OE, LB or UB. 3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data. 4. Start of valid data depends on which timing becomes effective last: tAOE, tACE, tAA, tABE, or tBDD. 5. SEM = VIH. 6. CE = L occurs when CE0 = VIL and CE1 = VIH. CE = H when CE0 = VIH and/or CE1 = VIL. tRC R/ W CE ADDR tAA OE UB, LB 5670 drw 06 (4) tACE (4) tAOE (4) tABE (4) tOH (2) tHZ (3,4) tBDD DATAOUT BUSYOUT VALID DATA (4) (6) . (1) tLZ/tLZOB CE 5670 drw 07 tPU ICC ISB tPD 50% 50% . |
同様の部品番号 - IDT70T633_12 |
|
同様の説明 - IDT70T633_12 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |