データシートサーチシステム |
|
HD61203U データシート(PDF) 27 Page - Hitachi Semiconductor |
|
HD61203U データシート(HTML) 27 Page - Hitachi Semiconductor |
27 / 30 page HD61203U 27 AC Characteristics (V CC = 2.7V to 5.5V, GND = 0V, Ta = –30 to +75°C) *2 In the Slave Mode (M/S = GND) 0.7 VCC 0.3 VCC tf tr tr tf tDS tDH tWLCL2L tWHCL2H tWLCL2H tWHCL2L 0.7 VCC 0.3 VCC 0.7 VCC 0.3 VCC tDD tDHW 0.7 VCC 0.3 VCC CL2 (FCS = GND) (Shift clock) CL2 (FCS = VCC) (Shift clock) DL (SHL = VCC) DR (SHL = GND) Input data DR (SHL = VCC) DL (SHL = GND) Output data Item Symbol Min Typ Max Unit Note CL2 low level width (FCS = GND) t WLCL2L 450 — — ns CL2 high level width (FCS = GND) t WLCL2H 150 — — ns CL2 low level width (FCS = V CC)t WHCL2L 150 — — ns CL2 high level width (FCS = V CC)t WHCL2H 450 — — ns Data setup time t DS 100 — — ns Data hold time t DH 100 — — ns Data delay time t DD — — 200 ns 1 Data hold time t DHW 10 — — ns CL2 rise time t r — — 30 ns CL2 fall time t f — — 30 ns Notes: 1. The following load circuit is connected for specification. 30 pF (includes jig capacitance) Output terminal 2. Specified at +75 °C for die products. |
同様の部品番号 - HD61203U |
|
同様の説明 - HD61203U |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |