データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM18L08-70-S データシート(PDF) 3 Page - List of Unclassifed Manufacturers

部品番号 FM18L08-70-S
部品情報  256Kb 2.7-3.6V Bytewide FRAM Memory
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

FM18L08-70-S データシート(HTML) 3 Page - List of Unclassifed Manufacturers

  FM18L08-70-S Datasheet HTML 1Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 2Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 3Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 4Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 5Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 6Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 7Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 8Page - List of Unclassifed Manufacturers FM18L08-70-S Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
Ramtron
FM18L08
23 March 2001
3/11
Overview
The
FM18L08
is
a
bytewide
FRAM
logically
organized as 32,768 x 8. It is accessed using an
industry standard parallel interface. The FM18L08 is
inherently nonvolatile via its unique ferroelectric
process. All data written to the part is immediately
nonvolatile with no delay. Functional operation of the
FRAM memory is similar to SRAM type devices. The
major operating difference between the FM18L08 and
an SRAM (besides nonvolatile storage) is that the
FM18L08 latches the address on the falling edge of
/CE.
Memory Operation
Users access 32,768 memory locations each with 8
data bits through a parallel interface. The access and
cycle time are the same for read and write memory
operations. Writes occur immediately at the end of the
access with no delay. Unlike an EEPROM, it is not
necessary to poll the device for a ready condition
since writes occur at bus speed. A pre -charge
operation, where /CE goes inactive, is a part of every
memory cycle. Thus unlike SRAM, the access and
cycle times are not equal.
Note that the FM18L08 contains a limited low voltage
write protection circuit. This will prevent access when
VDD is much lower than the specified operating
range. It is still the user’s responsibility to ensure that
VDD is within data sheet tolerances to prevent
incorrect operation.
The FM18L08 is designed to operate in a manner very
similar to other bytewide memory products. For users
familiar with SRAM, the performance is comparable
but the bytewide interface operates in a slightly
different manner as described below. For users
familiar with EEPROM, the obvious differences result
from
the
higher
write
performance
of
FRAM
technology including NoDelay writes and from
unlimited write endurance.
Read Operation
A read operation begins on the falling edge of /CE. At
this time, the address bits are latched and a memory
cycle is initiated. Once started, a full memory cycle
must be completed internally regardless of the state of
/CE. Data becomes available on the bus after the
access time has been satisfied.
After the address has been latched, the address value
may be changed upon satisfying the hold time
parameter. Unlike an SRAM, changing address values
will have no effect on the memory operation after the
address is latched.
The FM18L08 will drive the data bus when /OE is
asserted to a low state. If /OE is asserted after the
memory access time has been satisfied, the data bus
will be driven with valid data. If /OE is asserted prior
to completion of the memory access, the data bus will
be driven when valid data is available. This feature
minimizes supply current in the system by eliminating
transients due to invalid data. When /OE is inactive
the data bus will remain tri-stated.
Write Operation
Writes operations require the same time as reads. The
FM18L08 supports both /CE- and /WE-controlled
write cycles. In all cases, the address is latched on the
falling edge of /CE.
In a /CE-controlled write, the /WE signal is asserted
prior to beginning the memory cycle. That is, /WE is
low when /CE falls. In this case, the device begins the
memory cycle as a write. The FM18L08 will not drive
the data bus regardless of the state of /OE.
In a /WE-controlled write, the memory cycle begins
on the falling edge of /CE. The /WE signal falls after
the falling edge of /CE. Therefore, the memory cycle
begins as a read. The data bus will be driven
according to the state of /OE until /WE falls. The
timing of both /CE- and /WE-controlled write cycles is
shown in the electrical specifications.
Write access to the array begins asynchronously
after the memory cycle is initiated. The write access
terminates on the rising edge of /WE or /CE,
whichever is first. Data set-up time, as shown in the
electrical specifications, indicates the interval during
which data cannot change prior to the end of the write
access.
Unlike other truly nonvolatile memory technologies,
there is no write delay with FRAM. Since the read and
write access times of the underlying memory are the
same, the user experiences no delay through the bus.
The entire memory operation occurs in a single bus
cycle. Therefore, any operation including read or write
can occur immediately following a write. Data polling,
a technique used with EEPROMs to determine if a
write is complete, is unnecessary.
Pre-charge Operation
The pre-charge operation is an internal condition
where the state of the memory is prepared for a new


同様の部品番号 - FM18L08-70-S

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM18L08-70-S RAMTRON-FM18L08-70-S Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
FM18L08-70-SG RAMTRON-FM18L08-70-SG Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
More results

同様の説明 - FM18L08-70-S

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM1808 ETC-FM1808 Datasheet
89Kb / 12P
   256Kb Bytewide FRAM Memory
logo
Ramtron International C...
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
FM1608 RAMTRON-FM1608 Datasheet
104Kb / 12P
   64Kb Bytewide FRAM Memory
FM3808 RAMTRON-FM3808_06 Datasheet
230Kb / 27P
   256Kb Bytewide FRAM w/ Real-Time Clock
FM3808 RAMTRON-FM3808 Datasheet
191Kb / 28P
   256Kb Bytewide FRAM w/ Real-Time Clock
FM24C256 RAMTRON-FM24C256_05 Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
FM20L08 ETC1-FM20L08 Datasheet
130Kb / 14P
   1Mbit Bytewide FRAM Memory - Extended Temp
logo
Ramtron International C...
FM20L08 RAMTRON-FM20L08_07 Datasheet
152Kb / 14P
   1Mbit Bytewide FRAM Memory - Industrial Temp.
logo
List of Unclassifed Man...
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com