データシートサーチシステム |
|
TP11368N データシート(PDF) 5 Page - National Semiconductor (TI) |
|
|
TP11368N データシート(HTML) 5 Page - National Semiconductor (TI) |
5 / 18 page Functional Description (Continued) by a receive (decoder) operation. For the encoding opera- tion, the PCM data is stored in the 8-bit shift register at the falling edge of CE while TRB is high. The TP11368 pro- cesses the data within 123 CLK periods during the following cycle of CE. The encoded ADPCM data is loaded into the 5-bit parallel-to-serial output register with the falling edge of CE. The MSB data is shifted out first with the leading edge of CE, and subsequent data is shifted out with the rising edge of ASCK. For the decoding operation, the ADPCM data is latched and transferred to the core at the falling edge of CE while TRB is low. The data is processed within 123 CLK pe- riods and the decoded 8-bit PCM data is shifted out with the MSB first. PSCK and ASCK are the clocks for the PCM and ADPCM data streams, respectively. They must be high during the transition of CE. Note that PSCK and ASCK are shown as gated clocks as an option to conserve power. PSCK and ASCK need only be valid while CE is high. DS012902-5 FIGURE 3. Serial Output Structure 5 www.national.com |
同様の部品番号 - TP11368N |
|
同様の説明 - TP11368N |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |