データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

X1240V8 データシート(PDF) 10 Page - Xicor Inc.

部品番号 X1240V8
部品情報  Real Time Clock/Calendar with EEPROM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  XICOR [Xicor Inc.]
ホームページ  http://www.xicor.com
Logo XICOR - Xicor Inc.

X1240V8 データシート(HTML) 10 Page - Xicor Inc.

Back Button X1240V8 Datasheet HTML 6Page - Xicor Inc. X1240V8 Datasheet HTML 7Page - Xicor Inc. X1240V8 Datasheet HTML 8Page - Xicor Inc. X1240V8 Datasheet HTML 9Page - Xicor Inc. X1240V8 Datasheet HTML 10Page - Xicor Inc. X1240V8 Datasheet HTML 11Page - Xicor Inc. X1240V8 Datasheet HTML 12Page - Xicor Inc. X1240V8 Datasheet HTML 13Page - Xicor Inc. X1240V8 Datasheet HTML 14Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
X1240
10
Figure 10. Current Address Read Sequence
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
1
1
1
1
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “dummy” write operation.
The master issues the start condition and the Slave
Address Byte, receives an acknowledge, then issues
the Word Address Bytes. After acknowledging receipts
of the Word Address Bytes, the master immediately
issues another start condition and the Slave Address
Byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
word. The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 11 for the address,
acknowledge, and data transfer sequence.
In a similar operation, called “Set Current Address,”
the device sets the address if a stop is issued instead of
the second start shown in Figure 11. The X1240 then
goes into standby mode after the stop and all bus activity
will be ignored until a start is detected. This operation
loads the new address into the address counter. The next
Current Address Read operation will read from the
newly loaded address. This operation could be useful
if the master knows the next address it needs to read,
but is not ready for the data.
Sequential Read
Sequential reads can be initiated as either a current
address read or random address read. The first Data
Byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indicat-
ing it requires additional data. The device continues to
output data for each acknowledge received. The master
terminates the read operation by not responding with
an acknowledge and then issuing a stop condition.
The data output is sequential, with the data from address
n followed by the data from address n + 1. The address
counter for read operations increments through all page
and column addresses, allowing the entire memory
contents to be serially read during one operation. At
the end of the address space the counter “rolls over” to
the start of the address space and the device continues
to output data for each acknowledge received. Refer
to Figure 12 for the acknowledge and data transfer
sequence.
Figure 11. Random Address Read Sequence
0
Slave
Address
Word
Address 1
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
A
C
K
Word
Address 0
1
1
1
1
0 0 0 00
1
111 1


同様の部品番号 - X1240V8

メーカー部品番号データシート部品情報
logo
Xicor Inc.
X1243 XICOR-X1243 Datasheet
90Kb / 18P
   Real Time Clock/Calendar/Alarm with EEPROM
logo
Intersil Corporation
X1243 INTERSIL-X1243 Datasheet
293Kb / 17P
   Real Time Clock/Calendar/Alarm with EEPROM
logo
Renesas Technology Corp
X1243 RENESAS-X1243 Datasheet
713Kb / 17P
   16K (2K x 8), 2-Wire RTC Real Time Clock/Calendar/Alarm with EEPROM
April 28, 2005
logo
Texas Instruments
X1243BIGABL TI1-X1243BIGABL Datasheet
864Kb / 48P
[Old version datasheet]   Single-Chip 77- and 79-GHz FMCW Transceiver
X1243BIGABL TI1-X1243BIGABL Datasheet
864Kb / 49P
[Old version datasheet]   Single-Chip 77- and 79-GHz FMCW Transceiver
More results

同様の説明 - X1240V8

メーカー部品番号データシート部品情報
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027_10 Datasheet
390Kb / 28P
   Real Time Clock/Calendar with EEPROM
ISL12027 INTERSIL-ISL12027 Datasheet
414Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Renesas Technology Corp
ISL12027 RENESAS-ISL12027 Datasheet
1Mb / 29P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12026 INTERSIL-ISL12026 Datasheet
381Kb / 24P
   Real Time Clock/Calendar with EEPROM
ISL12029 INTERSIL-ISL12029 Datasheet
426Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1226 XICOR-X1226 Datasheet
420Kb / 24P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12028 INTERSIL-ISL12028 Datasheet
423Kb / 28P
   Real Time Clock/Calendar with EEPROM
X1226 INTERSIL-X1226_06 Datasheet
372Kb / 25P
   Real Time Clock/Calendar with EEPROM
X1226 INTERSIL-X1226 Datasheet
388Kb / 25P
   Real Time Clock/Calendar with EEPROM
X1243 INTERSIL-X1243 Datasheet
293Kb / 17P
   Real Time Clock/Calendar/Alarm with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com