データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD73311L データシート(PDF) 13 Page - Analog Devices

部品番号 AD73311L
部品情報  Low Cost, Low Power CMOS
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD73311L データシート(HTML) 13 Page - Analog Devices

Back Button AD73311L_17 Datasheet HTML 9Page - Analog Devices AD73311L_17 Datasheet HTML 10Page - Analog Devices AD73311L_17 Datasheet HTML 11Page - Analog Devices AD73311L_17 Datasheet HTML 12Page - Analog Devices AD73311L_17 Datasheet HTML 13Page - Analog Devices AD73311L_17 Datasheet HTML 14Page - Analog Devices AD73311L_17 Datasheet HTML 15Page - Analog Devices AD73311L_17 Datasheet HTML 16Page - Analog Devices AD73311L_17 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 37 page
background image
REV. A
AD73311L
–12–
SPORT Register Maps
There are two register banks for the AD73311L: the control
register bank and the data register bank. The control register
bank consists of six read/write registers, each eight bits wide.
Table IX shows the control register map for the AD73311L.
The first two control registers, CRA and CRB, are reserved for
controlling the SPORT. They hold settings for parameters such
as bit rate, internal master clock rate and device count (used
when more than one AD73311L is connected in cascade from
a single SPORT). The other three registers; CRC, CRD and
CRE are used to hold control settings for the ADC, DAC,
Reference and Power Control sections of the device. Control
registers are written to on the negative edge of SCLK. The
data register bank consists of two 16-bit registers that are the
DAC and ADC registers.
Master Clock Divider
The AD73311L features a programmable master clock divider
that allows the user to reduce an externally available master
clock, at pin MCLK, by one of the ratios 1, 2, 3, 4 or 5 to
produce an internal master clock signal (DMCLK) that is used
to calculate the sampling and serial clock rates. The master
clock divider is programmable by setting CRB:4-6. Table V shows
the division ratio corresponding to the various bit settings. The
default divider ratio is divide-by-one.
Table V. DMCLK (Internal) Rate Divider Settings
MCD2
MCD1
MCD0
DMCLK Rate
0
0
0
MCLK
0
0
1
MCLK/2
0
1
0
MCLK/3
0
1
1
MCLK/4
1
0
0
MCLK/5
1
0
1
MCLK
1
1
0
MCLK
1
1
1
MCLK
Serial Clock Rate Divider
The AD73311L features a programmable serial clock divider that
allows users to match the serial clock (SCLK) rate of the data to
that of the DSP engine or host processor. The maximum SCLK
rate available is DMCLK and the other available rates are:
DMCLK/2, DMCLK/4 and DMCLK/8. The slowest rate
(DMCLK/8) is the default SCLK rate. The serial clock divider
Figure 9. SPORT Block Diagram
is programmable by setting bits CRB:2–3. Table VI shows the
serial clock rate corresponding to the various bit settings.
Table VI. SCLK Rate Divider Settings
SCD1
SCD0
SCLK Rate
0
0
DMCLK/8
0
1
DMCLK/4
1
0
DMCLK/2
1
1
DMCLK
Sample Rate Divider
The AD73311L features a programmable sample rate divider
that allows users flexibility in matching the codec’s ADC and
DAC sample rates to the needs of the DSP software. The maxi-
mum sample rate available is DMCLK/256 which offers the
lowest conversion group delay, while the other available rates
are: DMCLK/512, DMCLK/1024 and DMCLK/2048. The
slowest rate (DMCLK/2048) is the default sample rate. The
sample rate divider is programmable by setting bits CRB:0-1.
Table VII shows the sample rate corresponding to the various
bit settings.
Table VII. Sample Rate Divider Settings
DIR1
DIR0
SCLK Rate
0
0
DMCLK/2048
0
1
DMCLK/1024
1
0
DMCLK/512
1
1
DMCLK/256
DAC Advance Register
The loading of the DAC is internally synchronized with the
unloading of the ADC data in each sampling interval. The
default DAC load event happens one SCLK cycle before the
SDOFS flag is raised by the ADC data being ready. However,
this DAC load position can be advanced before this time by
modifying the contents of the DAC Advance field in Control
Register E (CRE:0–4). The field is five bits wide, allowing 31
increments of weight 1/(DMCLK/8); see Table VIII. In certain
circumstances this can reduce the group delay when the ADC
and DAC are used to process data in series. Appendix E details
how the DAC advance feature can be used.
NOTE: The DAC advance register should be changed before
the DAC section is powered up.
SERIAL PORT
(SPORT)
SERIAL REGISTER
SCLK
DIVIDER
MCLK
DIVIDER
CONTROL
REGISTER B
CONTROL
REGISTER A
CONTROL
REGISTER C
CONTROL
REGISTER D
CONTROL
REGISTER E
MCLK
(EXTERNAL)
SE
RESET
SDIFS
SDI
DMCLK
(INTERNAL)
3
8
8
8
8
8
2
SCLK
SDOFS
SDO
SERIAL REGISTER
CONTROL
REGISTER F
8


同様の部品番号 - AD73311L_17

メーカー部品番号データシート部品情報
logo
Analog Devices
AD73311L AD-AD73311L_15 Datasheet
381Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. A
More results

同様の説明 - AD73311L_17

メーカー部品番号データシート部品情報
logo
Analog Devices
AD8613 AD-AD8613_15 Datasheet
396Kb / 16P
   Low Cost Micropower, Low Noise CMOS
Rev. F
AD8617 AD-AD8617_15 Datasheet
396Kb / 16P
   Low Cost Micropower, Low Noise CMOS
Rev. F
AD8619 AD-AD8619_15 Datasheet
396Kb / 16P
   Low Cost Micropower, Low Noise CMOS
Rev. F
AD8436 AD-AD8436 Datasheet
760Kb / 20P
   Low Cost, Low Power
REV. 0
AD73311L AD-AD73311L Datasheet
382Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. A
AD73322L AD-AD73322L_17 Datasheet
767Kb / 49P
   Low Cost, Low Power CMOS General-Purpose Dual Analog Front
AD73311ARZ-REEL AD-AD73311ARZ-REEL Datasheet
340Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. B
AD73311LARUZ-RL7 AD-AD73311LARUZ-RL7 Datasheet
340Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. B
AD73311LARUZ AD-AD73311LARUZ Datasheet
357Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. A
AD73311 AD-AD73311_15 Datasheet
340Kb / 36P
   Low Cost, Low Power CMOS General Purpose Analog Front End
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com