TLIN1022DMTTQ1 datasheet(7/38 Pages) TI1

部品番号	TLIN1022DMTTQ1

部品情報	Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout

Download	38 Pages

Scroll/Zoom	100%

メーカー	TI1 [Texas Instruments]

ホームページ	http://www.ti.com

Logo

7 / 38 page

7

TLIN1022-Q1

www.ti.com

SLLSEZ8 – DECEMBER 2017

Product Folder Links: TLIN1022-Q1

Submit Documentation Feedback

Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

D312V

Duty Cycle

THREC(MAX) = 0.645 x VSUP, THDOM(MAX)

= 0.616 x VSUP, VSUP = 4 V to 7 V, tBIT =

96 µs (10.4 kbps), D3 = tBUS_rec(min)/(2 x

tBIT) (See Figure 18 and Figure 19)

0.417

D412V

Duty Cycle 4 (ISO/DIS 17987 Param 30)

THREC(MIN) = 0.389 x VSUP, THDOM(MIN) =

0.251 x VSUP, VSUP = 4.6 V to 18 V, tBIT

= 96 µs (10.4 kbps), D4 = tBUS_rec(MAX)/(2

x tBIT) (See Figure 18 and Figure 19)

0.59

6.8 Timing Requirements

SYMBOL

DESCRIPTION

TEST CONDITIONS

MIN

NOM

MAX

UNIT

trx_pdr

Receiver rising propagation delay time

(ISO/DIS 17987 Param 31)

RRXD = 2.4 kΩ, CRXD = 20 pF

(See Figure 20 and Figure 21)

6

µs

trx_pdf

Receiver falling propagation delay time

(ISO/DIS 17987 Param 31)

6

µs

trs_sym

Symmetry of receiver propagation delay

time Receiver rising propagation delay

time (ISO/DIS 17987 Param 32)

Rising edge with respect to falling edge,

(trx_sym = trx_pdf – trx_pdr), RRXD = 2.4

kΩ, CRXD = 20 pF (See Figure 20 and

Figure 21)

–2

2

µs

tLINBUS

LIN wakeup time (Minimum dominant

time on LIN bus for wakeup)

See Figure 24, Figure 27 and Figure 28

25

100

150

µs

tCLEAR

Time to clear false wakeup prevention

logic if LIN bus had a bus stuck

dominant fault (recessive time on LIN

bus to clear bust stuck dominant fault)

See Figure 28

8

17

50

µs

tDST

Dominant state time out

20

34

80

ms

tMODE_CHANGE Mode change delay time

Time to change from standby mode to

normal mode or normal mode to sleep

mode through EN pin: See Figure 22

and Figure 29

2

15

µs

tNOMINT

Normal mode initialization time

Time for normal mode to initialize and

data on RXD pin to be valid

See Figure 22

35

µs

tPWR

Power up time

Upon power up time it takes for valid

data on RXD

1.5

ms

同様の部品番号 - TLIN1022DMTTQ1

メーカー	部品番号	データシート	部品情報
Texas Instruments	TLIN1022A-Q1	2Mb / 45P	[Old version datasheet] TLIN1022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1022ADMTRQ1	2Mb / 45P	[Old version datasheet] TLIN1022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1022ADRQ1	2Mb / 45P	[Old version datasheet] TLIN1022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout

More results

同様の説明 - TLIN1022DMTTQ1

メーカー	部品番号	データシート	部品情報
Texas Instruments	TLIN1029-Q1	2Mb / 40P	[Old version datasheet] Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1029-Q1	1Mb / 38P	[Old version datasheet] Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1024-Q1	1Mb / 39P	[Old version datasheet] Quad Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1039-Q1	2Mb / 38P	[Old version datasheet] TLIN1039-Q1 Local Interconnect Network (LIN) Transceiver with Dominant State Timeout SLLSFH7 ??AUGUST 2021
	TLIN1022A-Q1	2Mb / 45P	[Old version datasheet] TLIN1022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN2029-Q1	1Mb / 39P	[Old version datasheet] Fault Protected Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN2022A-Q1	2Mb / 45P	[Old version datasheet] TLIN2022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN2022-Q1	2Mb / 40P	[Old version datasheet] Fault Protected Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout
	TLIN1024A-Q1	3Mb / 41P	[Old version datasheet] TLIN1024A-Q1 Quad Local Interconnect Network (LIN) Transceiver with Dominant State Timeout SLLSFF6 ??SEPTEMBER 2021
	TLIN2024A-Q1	2Mb / 39P	[Old version datasheet] TLIN2024A-Q1 Quad Local Interconnect Network (LIN) Transceiver with Dominant State Timeout JUNE 2022