データシートサーチシステム |
|
CY2XP21 データシート(PDF) 3 Page - Cypress Semiconductor |
|
CY2XP21 データシート(HTML) 3 Page - Cypress Semiconductor |
3 / 7 page PRELIMINARY CY2XP21 Document #: 001-52849 Rev. *B Page 3 of 7 Parameter Measurements Figure 2. 3.3V Output Load AC Test Circuit VOCM LVPECL Output Common Mode Voltage (VOH + VOL)/2 VDD = 2.5V, RTERM = 50Ω to VDD – 1.5V 1.2 – – V CINX [3] Pin Capacitance, XIN & XOUT – 4.5 – pF DC Electrical Characteristics Parameter Description Test Conditions Min Typ Max Unit AC Electrical Characteristics[3] Parameter Description Conditions Min Typ Max Unit FOUT Output Frequency 112 – 140 MHz TR, TF Output Rise or Fall Time 20% to 80% of full output swing – 0.5 1.0 ns TJitter(φ) RMS Phase Jitter (Random) 125 MHz, (1.875–20 MHz) – 0.4 – ps TDC Output Duty Cycle Measured at zero crossing point 48 – 52 % TLOCK Startup Time Time for CLK to reach valid frequency measured from the time VDD = VDD(min.) –– 5 ms Recommended Crystal Specifications[4] Parameter Description Min Max Unit Mode Mode of Oscillation Fundamental F Frequency 22.4 28 MHz ESR Equivalent Series Resistance – 50 Ω C0 Shunt Capacitance – 7 pF Notes 3. Not 100% tested, guaranteed by design and characterization. 4. Characterized using an 18 pF parallel resonant crystal. SCOPE V DD V SS LVPECL 50 Ω 50 Ω Z = 50 Ω Z = 50 Ω CLK# CLK 2V -1.3V +/- 0.165V [+] Feedback |
同様の部品番号 - CY2XP21 |
|
同様の説明 - CY2XP21 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |