データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74LVC1G175 データシート(PDF) 1 Page - NXP Semiconductors

部品番号 74LVC1G175
部品情報  Single D-type flip-flop with reset; positive-edge trigger
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC1G175 データシート(HTML) 1 Page - NXP Semiconductors

  74LVC1G175 Datasheet HTML 1Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 2Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 3Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 4Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 5Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 6Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 7Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 8Page - NXP Semiconductors 74LVC1G175 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
1.
General description
The 74LVC1G175 is a high-performance, low-voltage, Si-gate CMOS device, superior
to most advanced CMOS compatible TTL families.
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of
this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using Ioff. The Ioff circuitry
disables the output, preventing the damaging backflow current through the device when
it is powered down.
The 74LVC1G175 is a single positive edge triggered D-type flip-flop with individual
data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operate independently
of the clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time
prior to the LOW-to-HIGH clock transition, for predictable operation.
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and
fall times.
2.
Features
s Wide supply voltage range from 1.65 V to 5.5 V
s 5 V tolerant inputs for interfacing with 5 V logic
s High noise immunity
s Complies with JEDEC standard:
x JESD8-7 (1.65 V to 1.95 V)
x JESD8-5 (2.3 V to 2.7 V)
x JESD8B/JESD36 (2.7 V to 3.6 V).
s
±24 mA output drive (V
CC = 3.0 V)
s ESD protection:
x HBM EIA/JESD22-A114-B exceeds 2000 V
x MM EIA/JESD22-A115-A exceeds 200 V.
s CMOS low power consumption
s Latch-up performance exceeds 250 mA
s Direct interface with TTL levels
s Inputs accept voltages up to 5 V
s Multiple package options
s Specified from
−40 °Cto+85 °C and −40 °C to +125 °C.
74LVC1G175
Single D-type flip-flop with reset; positive-edge trigger
Rev. 01 — 18 October 2004
Product data sheet


同様の部品番号 - 74LVC1G175

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC1G175 NXP-74LVC1G175 Datasheet
100Kb / 17P
   Single D-type flip-flop with reset; positive-edge trigger
Rev. 03-21 May 2007
logo
Nexperia B.V. All right...
74LVC1G175 NEXPERIA-74LVC1G175 Datasheet
268Kb / 17P
   Single D-type flip-flop with reset; positive-edge trigger
Rev. 10 - 27 January 2022
74LVC1G175-Q100 NEXPERIA-74LVC1G175-Q100 Datasheet
221Kb / 13P
   Single D-type flip-flop with reset; positive-edge trigger
logo
Texas Instruments
74LVC1G175DBVRE4 TI1-74LVC1G175DBVRE4 Datasheet
1Mb / 28P
[Old version datasheet]   Single D-Type Flip-Flop With Asynchronous Clear
74LVC1G175DBVRG4 TI1-74LVC1G175DBVRG4 Datasheet
1Mb / 28P
[Old version datasheet]   Single D-Type Flip-Flop With Asynchronous Clear
More results

同様の説明 - 74LVC1G175

メーカー部品番号データシート部品情報
logo
Nexperia B.V. All right...
74LVC1G175 NEXPERIA-74LVC1G175 Datasheet
268Kb / 17P
   Single D-type flip-flop with reset; positive-edge trigger
Rev. 10 - 27 January 2022
74LVC1G175-Q100 NEXPERIA-74LVC1G175-Q100 Datasheet
221Kb / 13P
   Single D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74LVC1G175GW.125 NXP-74LVC1G175GW.125 Datasheet
139Kb / 20P
   Single D-type flip-flop with reset; positive-edge trigger
Rev. 5-6 December 2011
74LVC1G175 NXP-74LVC1G175 Datasheet
100Kb / 17P
   Single D-type flip-flop with reset; positive-edge trigger
Rev. 03-21 May 2007
74HC273-Q100 NXP-74HC273-Q100 Datasheet
147Kb / 19P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 1-19 June 2013
logo
Nexperia B.V. All right...
74LVC273-Q100 NEXPERIA-74LVC273-Q100 Datasheet
715Kb / 16P
   Octal D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 PHILIPS-74AHC273 Datasheet
92Kb / 20P
   Octal D-type flip-flop with reset; positive-edge trigger
1999 Sep 01
logo
KODENSHI_AUK CORP.
KK74LV174 KODENSHI-KK74LV174 Datasheet
294Kb / 6P
   Hex D-type flip-flop with reset; positive edge-trigger
logo
Nexperia B.V. All right...
74HC175-Q100 NEXPERIA-74HC175-Q100 Datasheet
747Kb / 18P
   Quad D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 NXP-74AHC273_08 Datasheet
111Kb / 18P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03-13 May 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com