 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AD7680 データシート(PDF) 3 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7680 データシート(HTML) 3 Page - Analog Devices |
|
|
3 / 11 page  –3– REV. PrE AD7680 PRELIMINARY TECHNICAL DATA Limit at TMIN, TMAX Parameter Units Description 3 V 5V fSCLK 2 10 10 kHz min 2.5 2.5 MHz max tCONVERT 20 x tSCLK 20 x tSCLK min tquiet 50 50 ns min Minimum Quiet Time required between Bus Relinquish and start of next conversion t1 10 10 ns min Minimum CS Pulse Width t2 10 10 ns min CS to SCLK Setup Time t3 3 20 20 ns max Delay from CS Until SDATA 3-State Disabled t4 3 40 40 ns max Data Access Time After SCLK Falling Edge t5 0.4tSCLK 0.4tSCLK ns min SCLK Low Pulse Width t6 0.4tSCLK 0.4tSCLK ns min SCLK High Pulse Width t7 10 10 ns min SCLK to Data Valid Hold Time t8 4 25 25 ns max SCLK falling Edge to SDATA High Impedance tpower-up 5 11 µs typ Power up time from Full Power-down. TIMINGSPECIFICATIONS1 NOTES 1Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of 1.6 Volts. 2Mark/Space ratio for the SCLK input is 40/60 to 60/40. 3Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V. 4t 8 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. 5See Power-up Time section. Specifications subject to change without notice. (VDD = +2.5 V to +5.25 V; TA = TMIN to TMAX, unless otherwise noted.) CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7680 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. ABSOLUTE MAXIMUM RATINGS 1 (TA = +25°C unless otherwise noted) VDD to GND .........................................–0.3 V to +7 V Analog Input Voltage to GND....... –0.3 V to VDD + 0.3 V Digital Input Voltage to GND.................–0.3 V to +7 V Digital Output Voltage to GND.....–0.3 V to VDD + 0.3 V Input Current to Any Pin Except Supplies 2 .........±10 mA Operating Temperature Range Commercial (B Version).....................–40°C to +85°C Storage Temperature Range..............–65°C to +150°C Junction Temperature........................................+150°C SOT-23 Package, Power Dissipation..................450 mW θJA Thermal Impedance...............................229.6°C/W θJC Thermal Impedance................................91.99°C/W MSOP Package, Power Dissipation..................450 mW θJA Thermal Impedance...............................205.9°C/W θJC Thermal Impedance................................ 43.74°C/W Lead Temperature, Soldering Vapor Phase (60 secs)...................................215°C Infared (15 secs)...........................................220°C ESD...................................................................3.5kV Figure 1. Load Circuit for Digital Output Timing Specifications NOTES 1Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2Transient currents of up to 100 mA will not cause SCR latch up. +1.6V IOL 200µA 200µA IOH TO OUTPUT PIN CL 50pF |
同様の部品番号 - AD7680 |
|
同様の説明 - AD7680 |
|
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
