データシートサーチシステム |
|
93C66BTEMSG データシート(PDF) 6 Page - Microchip Technology |
|
93C66BTEMSG データシート(HTML) 6 Page - Microchip Technology |
6 / 24 page 93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C DS21795B-page 6 2003 Microchip Technology Inc. 2.4 ERASE The ERASE instruction forces all data bits of the speci- fied address to the logical ‘1’ state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed program- ming cycle, except on ‘93C’ devices where the rising edge of CLK before the last address bit initiates the write cycle. The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical ‘0’ indicates that programming is still in progress. DO at logical ‘1’ indicates that the register at the specified address has been erased and the device is ready for another instruction. Note: Issuing a Start bit and then taking CS low will clear the READY/BUSY status from DO. FIGURE 2-1: ERASE TIMING FOR 93AA AND 93LC DEVICES FIGURE 2-2: ERASE TIMING FOR 93C DEVICES CS CLK DI DO TCSL CHECK STATUS 1 1 1AN AN-1 AN-2 ••• A0 TSV TCZ BUSY READY HIGH-Z TWC HIGH-Z CS CLK DI DO TCSL CHECK STATUS 1 1 1AN AN-1 AN-2 ••• A0 TSV TCZ BUSY READY HIGH-Z TWC HIGH-Z |
同様の部品番号 - 93C66BTEMSG |
|
同様の説明 - 93C66BTEMSG |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |