データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74LVC1G74GT データシート(PDF) 6 Page - NXP Semiconductors

部品番号 74LVC1G74GT
部品情報  Single D-type flip-flop with set and reset; positive edge trigger
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC1G74GT データシート(HTML) 6 Page - NXP Semiconductors

Back Button 74LVC1G74GT Datasheet HTML 2Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 3Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 4Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 5Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 6Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 7Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 8Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 9Page - NXP Semiconductors 74LVC1G74GT Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
2005 Feb 01
6
Philips Semiconductors
Product specification
Single D-type flip-flop with set and
reset; positive edge trigger
74LVC1G74
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VCC
supply voltage
1.65
5.5
V
VI
input voltage
0
5.5
V
VO
output voltage
active mode
0
VCC
V
VCC = 0 V; Power-down mode
0
5.5
V
Tamb
ambient temperature
−40
+125
°C
tr, tf
input rise and fall times
VCC = 1.65 V to 2.7 V
0
20
ns/V
VCC = 2.7 V to 5.5 V
0
10
ns/V
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VCC
supply voltage
−0.5
+6.5
V
IIK
input diode current
VI <0 V
−−50
mA
VI
input voltage
note 1
−0.5
+6.5
V
IOK
output diode current
VO >VCC or VO <0 V
−±50
mA
VO
output voltage
active mode; notes 1 and 2
−0.5
VCC + 0.5 V
Power-down mode; notes 1 and 2
−0.5
+6.5
V
IO
output source or sink current
VO =0 VtoVCC
−±50
mA
ICC,IGND
VCC or GND current
−±100
mA
Tstg
storage temperature
−65
+150
°C
Ptot
power dissipation
Tamb = −40 °C to +125 °C
250
mW


同様の部品番号 - 74LVC1G74GT

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC1G74GT NXP-74LVC1G74GT Datasheet
103Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 11-4 June 2012
74LVC1G74GT NXP-74LVC1G74GT Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74GT NXP-74LVC1G74GT Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74GT NXP-74LVC1G74GT Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
74LVC1G74GT PHILIPS-74LVC1G74GT Datasheet
166Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 10-2 December 2011
More results

同様の説明 - 74LVC1G74GT

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC1G74DC.125 NXP-74LVC1G74DC.125 Datasheet
299Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12-2 April 2013
74LVC1G74 NXP-74LVC1G74_10 Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
74LVC2G74 PHILIPS-74LVC2G74 Datasheet
100Kb / 20P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 01-3 November 2005
logo
Nexperia B.V. All right...
74LVC1G74-Q100 NEXPERIA-74LVC1G74-Q100 Datasheet
245Kb / 16P
   Single D-type flip-flop with set and reset; positive edge trigger
logo
NXP Semiconductors
74LVC1G74 NXP-74LVC1G74 Datasheet
103Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 11-4 June 2012
74LVC2G74 NXP-74LVC2G74 Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC2G74 NXP-74LVC2G74_09 Datasheet
123Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06-23 December 2009
logo
Nexperia B.V. All right...
74LVC2G74-Q100 NEXPERIA-74LVC2G74-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com