データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT24AC128GWI-1.8TE13 データシート(PDF) 5 Page - Catalyst Semiconductor

部品番号 CAT24AC128GWI-1.8TE13
部品情報  128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CATALYST [Catalyst Semiconductor]
ホームページ  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24AC128GWI-1.8TE13 データシート(HTML) 5 Page - Catalyst Semiconductor

  CAT24AC128GWI-1.8TE13 Datasheet HTML 1Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 2Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 3Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 4Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 5Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 6Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 7Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 8Page - Catalyst Semiconductor CAT24AC128GWI-1.8TE13 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
CAT24AC128
5
Doc. No. 1028, Rev. I
1
0
1
0
A2
A1
A0
R/W
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master sends the address of the
particular slave device it is requesting. The four most
significant bits of the 8-bit slave address are fixed as
1010 (Fig. 5). The next three significant bits (A2, A1, A0)
are the device address bits and define which device the
master is accessing. Up to eight CAT24AC128 devices
may be individually addressed by the system. The last
bit of the slave address specifies whether a Read or
Write operation is to be performed. When this bit is set
to 1, a Read operation is selected, and when set to 0, a
Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24AC128 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24AC128 then performs a Read or Write operation
depending on the state of the R/
W bit.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT24AC128 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each 8-
bit byte.
Figure 4. Acknowledge Timing
Figure 5. Slave Address Bits
When the CAT24AC128 begins a READ mode it transmits
8 bits of data, releases the SDA line, and monitors the
line for an acknowledge. Once it receives this
acknowledge, the CAT24AC128 will continue to transmit
data. If no acknowledge is sent by the Master, the device
terminates data transmission and waits for a STOP
condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/
W bit set to zero) to the Slave device. After
the Slave generates an acknowledge, the Master sends
two 8-bit address words that are to be written into the
address pointers of the CAT24AC128. After receiving
another acknowledge from the Slave, the Master device
transmits the data to be written into the addressed
memory location. The CAT24AC128 acknowledges once
more and the Master generates the STOP condition. At
this time, the device begins an internal programming
cycle to nonvolatile memory. While the cycle is in
progress, the device will not respond to any request from
the Master device.
Page Write
The CAT24AC128 writes up to 64 bytes of data, in a
single write cycle, using the Page Write operation. The
page write operation is initiated in the same manner as
the byte write operation, however instead of terminating
after the initial byte is transmitted, the Master is allowed
A2
A1
A0
*A0, A1 and A2 must compare to its corresonding hard wired inputs (pins 1, 2 and 3).
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER


同様の部品番号 - CAT24AC128GWI-1.8TE13

メーカー部品番号データシート部品情報
logo
Catalyst Semiconductor
CAT24AC128 CATALYST-CAT24AC128 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
CAT24AC128JE-1.8TE13 CATALYST-CAT24AC128JE-1.8TE13 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
CAT24AC128JE-TE13 CATALYST-CAT24AC128JE-TE13 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
CAT24AC128JI-1.8TE13 CATALYST-CAT24AC128JI-1.8TE13 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
CAT24AC128JI-TE13 CATALYST-CAT24AC128JI-TE13 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
More results

同様の説明 - CAT24AC128GWI-1.8TE13

メーカー部品番号データシート部品情報
logo
Catalyst Semiconductor
CAT24AC128 CATALYST-CAT24AC128_06 Datasheet
666Kb / 11P
   128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins
logo
STMicroelectronics
M24256-BW STMICROELECTRONICS-M24256-BW Datasheet
454Kb / 25P
   256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines
logo
ARTSCHIP ELECTRONICS CO...
24LC256 ARTSCHIP-24LC256 Datasheet
381Kb / 9P
   I2C CMOS Serial EEPROM
logo
Sanyo Semicon Device
LE25LB1282TT SANYO-LE25LB1282TT Datasheet
256Kb / 14P
   Serial SPI EEPROM (SPI Bus)(128Kbit)
logo
STMicroelectronics
M24256E-F STMICROELECTRONICS-M24256E-F Datasheet
864Kb / 46P
   256-Kbit serial I2C bus EEPROM with configurable device address
August 2022 Rev 2
logo
Microchip Technology
24LC515 MICROCHIP-24LC515 Datasheet
285Kb / 22P
   512K I2C CMOS Serial EEPROM
2003
24FC128 MICROCHIP-24FC128 Datasheet
450Kb / 26P
   128K I2C CMOS Serial EEPROM
2004
24LC128-I-PG MICROCHIP-24LC128-I-PG Datasheet
952Kb / 38P
   128K I2C??CMOS Serial EEPROM
2010
24AA128SM MICROCHIP-24AA128SM Datasheet
952Kb / 38P
   128K I2C CMOS Serial EEPROM
01/05/10
24LC256 MICROCHIP-24LC256 Datasheet
700Kb / 34P
   256K I2C??CMOS Serial EEPROM
2010
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com