データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT1321WI-25TE13 データシート(PDF) 8 Page - Catalyst Semiconductor

部品番号 CAT1321WI-25TE13
部品情報  Supervisory Circuits with I2C Serial 32K CMOS EEPROM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CATALYST [Catalyst Semiconductor]
ホームページ  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT1321WI-25TE13 データシート(HTML) 8 Page - Catalyst Semiconductor

Back Button CAT1321WI-25TE13 Datasheet HTML 4Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 5Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 6Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 7Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 8Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 9Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 10Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 11Page - Catalyst Semiconductor CAT1321WI-25TE13 Datasheet HTML 12Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
8
CAT1320, CAT1321
Advance Information
Doc. No. 25085, Rev. 00
EMBEDDED EEPROM OPERATION
The CAT1320 and CAT1321 feature a 32kbit
embedded serial EEPROM that supports the I2C Bus
data transmission protocol. This Inter-Integrated
Circuit Bus protocol defines any device that sends
data to the bus to be a transmitter and any device
receiving data to be a receiver. The transfer is
controlled by the Master device which generates the
serial clock and all START and STOP conditions for
bus access. Both the Master device and Slave device
can operate as either transmitter or receiver, but the
Master device controls which mode is activated.
I2C Bus Protocol
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes in
the data line while the clock line is high will be interpreted
as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1320/21 monitors the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant
bits of the 8-bit slave address are programmable in metal
and the default is 1010.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this bit
is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT1320/21 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT1320/21 then performs a Read or Write operation
depending on the R/
W bit.
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
Figure 4. Write Cycle Timing


同様の部品番号 - CAT1321WI-25TE13

メーカー部品番号データシート部品情報
logo
Catalyst Semiconductor
CAT1321WI-25T3 CATALYST-CAT1321WI-25T3 Datasheet
143Kb / 18P
   Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1321WI-25T3 CATALYST-CAT1321WI-25T3 Datasheet
144Kb / 18P
   Supervisory Circuits with I2C Serial 64K CMOS EEPROM
More results

同様の説明 - CAT1321WI-25TE13

メーカー部品番号データシート部品情報
logo
ON Semiconductor
CAT1320 ONSEMI-CAT1320 Datasheet
809Kb / 18P
   Supervisory Circuits with I2C Serial 32K CMOS EEPROM
Doc. No. MD-3014, Rev. D
logo
Catalyst Semiconductor
CAT1320 CATALYST-CAT1320_08 Datasheet
143Kb / 18P
   Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1640 CATALYST-CAT1640 Datasheet
125Kb / 18P
   Supervisory Circuits with I2C Serial 64K CMOS EEPROM
CAT1640 CATALYST-CAT1640_07 Datasheet
144Kb / 18P
   Supervisory Circuits with I2C Serial 64K CMOS EEPROM
logo
ON Semiconductor
CAT1640 ONSEMI-CAT1640 Datasheet
802Kb / 18P
   Supervisory Circuits with I2C Serial 64K CMOS EEPROM
Doc. No. MD-3012, Rev. D
CAT1161J-42 ONSEMI-CAT1161J-42 Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller
July, 2012 ??Rev. 12
logo
Catalyst Semiconductor
CAT24FC32 CATALYST-CAT24FC32 Datasheet
451Kb / 11P
   32K-Bit I2C Serial CMOS EEPROM
logo
ON Semiconductor
CAT1161WI-30-G ONSEMI-CAT1161WI-30-G Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller
July, 2012 ??Rev. 12
N84C163 ONSEMI-N84C163 Datasheet
98Kb / 11P
   Supervisory Circuits with I2C Serial CMOS EEPROM Precision Reset Controller
September, 2016 ??Rev. P0
N84C161 ONSEMI-N84C161 Datasheet
98Kb / 11P
   Supervisory Circuits with I2C Serial CMOS EEPROM Precision Reset Controller
September, 2016 ??Rev. P0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com