KM732V696L datasheet(9/16 Pages) SAMSUNG

部品番号	KM732V696L

部品情報	64Kx32 Synchronous SRAM

Download	16 Pages

Scroll/Zoom	100%

メーカー	SAMSUNG [Samsung semiconductor]

ホームページ	http://www.samsung.com/Products/Semiconductor

Logo

9 / 16 page

PRELIMINARY

KM732V696/L

64Kx32 Synchronous SRAM

Rev 1.0

- 9 -

May 1997

AC TIMING CHARACTERISTICS

NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and

CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.

3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

Parameter

Symbol

KM732V696-13

KM732V696-15

Unit

Min

Max

Min

Max

Cycle Time

tCYC

13

-

15

-

ns

Clock Access Time

tCD

-

7

-

8

ns

Output Enable to Data Valid

tOE

-

6

-

7

ns

Clock High to Output Low-Z

tLZC

0

-

0

-

ns

Output Hold from Clock High

tOH

2.0

-

2.0

-

ns

Output Enable Low to Output Low-Z

tLZOE

0

-

0

-

ns

Output Enable High to Output High-Z

tHZOE

-

4.0

-

4.0

ns

Clock High to Output High-Z

tHZC

1.5

5.0

1.5

5.0

ns

Clock High Pulse Width

tCH

4.5

-

5.5

-

ns

Clock Low Pulse Width

tCL

4.5

-

5.5

-

ns

Address Setup to Clock High

tAS

2.5

-

2.5

-

ns

Address Status Setup to Clock High

tSS

2.5

-

2.5

-

ns

Data Setup to Clock High

tDS

2.5

-

2.5

-

ns

Write Setup to Clock High(GW, BW, WEX)

tWS

2.5

-

2.5

-

ns

Address Advance Setup to Clock High

tADVS

2.5

-

2.5

-

ns

Chip Select Setup to Clock High

tCSS

2.5

-

2.5

-

ns

Address Hold from Clock High

tAH

0.5

-

0.5

-

ns

Address Status Hold from Clock High

tSH

0.5

-

0.5

-

ns

Data Hold from Clock High

tDH

0.5

-

0.5

-

ns

Write Hold from Clock High(GW, BW, WEX)

tWH

0.5

-

0.5

-

ns

Address Advance Hold from Clock High

tADVH

0.5

-

0.5

-

ns

Chip Select Hold from Clock High

tCSH

0.5

-

0.5

-

ns

ZZ High to Power Down

tPDS

2

-

2

-

cycle

ZZ Low to Power Up

tPUS

2

-

2

-

cycle

(TA=0 to 70

°C, VDD=3.3V-5%/+10%, VDDQ=3.3V-5%/+10%, or VDD=3.3V±5%, VDDQ=2.5V+0.4V/-0.13V,

unless otherwise specified)

同様の部品番号 - KM732V696L

メーカー	部品番号	データシート	部品情報
Samsung semiconductor	KM732V688	509Kb / 15P	64Kx32 Synchronous SRAM
	KM732V688L	509Kb / 15P	64Kx32 Synchronous SRAM
	KM732V689A	493Kb / 15P	64Kx32 Synchronous SRAM

More results

同様の説明 - KM732V696L

メーカー	部品番号	データシート	部品情報
Samsung semiconductor	KM732V688	509Kb / 15P	64Kx32 Synchronous SRAM
	KM732V689A	493Kb / 15P	64Kx32 Synchronous SRAM
	K7A203200A	279Kb / 15P	64Kx32-Bit Synchronous Pipelined Burst SRAM
	DS_K6X8016C3B	130Kb / 9P	64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM
Cypress Semiconductor	CY7C1333	183Kb / 12P	64Kx32 Flow-Thru SRAM with NoBL??Architecture
Integrated Device Techn...	IDT71V547S	711Kb / 20P	Synchronous SRAM
Samsung semiconductor	KM732V595L	484Kb / 15P	32Kx32 Synchronous SRAM
	KM732V787	524Kb / 16P	128Kx32 Synchronous SRAM
	K7A401800M	408Kb / 15P	256Kx18 Synchronous SRAM
	KM718V887	470Kb / 16P	256Kx18 Synchronous SRAM