データシートサーチシステム |
|
CS44L11-CZZ データシート(PDF) 2 Page - Cirrus Logic |
|
CS44L11-CZZ データシート(HTML) 2 Page - Cirrus Logic |
2 / 34 page 2 DS640PP4 CS44L11 TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ..................................................................................... 4 PERFORMANCE SPECIFICATIONS.................................................................................................... 5 SWITCHING CHARACTERISTICS .......................................................................................................8 SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT ............................................... 9 2. TYPICAL CONNECTION DIAGRAMS ................................................................................................10 3. REGISTER QUICK REFERENCE ................................................................................................... 12 4. REGISTER DESCRIPTIONS ............................................................................................................... 13 4.1 Power and Muting Control (address 02h) .....................................................................................13 4.1.1 Soft Ramp and Zero Cross Control (SZC) ....................................................................... 13 4.1.2 Power Down (PDN) ......................................................................................................... 13 4.1.3 Float Output (FLT) .......................................................................................................... 13 4.1.4 Ramp-Up Bypass (RUPBYP) ........................................................................................... 14 4.1.5 Ramp-Down Bypass (RDNBYP) ...................................................................................... 14 4.2 Channel A Volume Control (address 03h) (VOLA) ....................................................................... 14 4.3 Channel B Volume Control (address 04h) (VOLB) ....................................................................... 14 4.4 Tone Control (address 05h) .......................................................................................................... 15 4.4.1 Bass Boost Level (BB) ..................................................................................................... 15 4.4.2 Treble Boost Level (TB) ................................................................................................... 15 4.5 Mode Control 1 (address 06h) ...................................................................................................... 15 4.5.1 Bass Boost Corner Frequency (BBCF) ............................................................................ 16 4.5.2 Treble Boost Corner Frequency (TBCF) .......................................................................... 16 4.5.3 Tone Control Mode (TC) .................................................................................................. 17 4.5.4 Tone Control Enable (TC_EN) ........................................................................................ 17 4.5.5 Peak Signal Limiter Enable (LIM_EN) ............................................................................. 17 4.6 Limiter Attack Rate (address 07h) (ARATE) ................................................................................. 18 4.7 Limiter Release Rate (address 08h) (RRATE) ........................................................................ 18 4.8 Volume and Mixing Control (address 09h) ................................................................................... 19 4.8.1 Ramp Speed (RMP_SP) .................................................................................................. 19 4.8.2 ATAPI Channel Mixing and Muting (ATAPI) .................................................................... 19 4.9 Mode Control 2 (address 0Ah) ..................................................................................................... 20 4.9.1 Master Clock Divide Enable (MCLKDIV) ......................................................................... 20 4.9.2 Clock Divide (CLKDIV) ..................................................................................................... 20 4.9.3 Double-Speed Mode (DBS) ............................................................................................. 21 4.9.4 Frequency Shift (FRQSFT) .............................................................................................. 21 4.9.5 De-Emphasis Control (DEM) .......................................................................................... 22 4.10 Mode Control 3 (address 0Bh) ................................................................................................... 23 4.10.1 Digital Interface Formats (DIF) ....................................................................................... 23 4.10.2 Channel A Volume = Channel B Volume (A=B) ............................................................. 23 4.10.3 Volume Control Bypass (VCBYP) .................................................................................. 23 4.10.4 Control Port Enable (CP_EN) ........................................................................................ 23 4.10.5 Freeze (FREEZE) .......................................................................................................... 24 4.11 Revision Indicator (address 0Ch)[Read Only] ........................................................................... 24 5. PIN DESCRIPTION .............................................................................................................................. 25 6. APPLICATIONS ................................................................................................................................. 26 6.1 Grounding and Power Supply Decoupling .................................................................................... 26 6.2 Clock Modes ................................................................................................................................. 26 6.3 De-Emphasis ................................................................................................................................ 26 6.4 PWM PopGuard Transient Control ............................................................................................... 26 6.5 Recommended Power-Up Sequence ........................................................................................... 27 6.5.1 Stand-Alone Mode ........................................................................................................... 27 6.5.2 Control Port Mode ............................................................................................................ 27 7. CONTROL PORT INTERFACE ........................................................................................................... 28 |
同様の部品番号 - CS44L11-CZZ |
|
同様の説明 - CS44L11-CZZ |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |