データシートサーチシステム
Selected language   Japanese  ▼

Delete All
ON OFF
ALLDATASHEET.JP

X  

Preview PDF Download HTML

PCM1840 データシート(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
部品番号. PCM1840
部品情報  PCM1840 Quad Channel, 32-Bit, 192-kHz, Burr-BrownTM Audio ADC
ダウンロード  34 Pages
Scroll/Zoom Zoom In 100% Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo 

PCM1840 Datasheet(HTML) 28 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 28 / 34 page
background image
28
PCM1840
SBAS989 – APRIL 2019
www.ti.com
Product Folder Links: PCM1840
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Typical Application (continued)
8.2.1 Design Requirements
Table 21 lists the design parameters for this application.
Table 21. Design Parameters
KEY PARAMETER
SPECIFICATION: 3.3-V AVDD OPERATION
AVDD
3.3 V
AVDD supply current consumption
> 23 mA (PLL on, four-channel recording, fS = 48 kHz)
IOVDD
1.8 V or 3.3 V
Maximum MICBIAS current
10 mA (MICBIAS voltage is the same as VREF)
8.2.2 Detailed Design Procedure
This section describes the necessary steps to configure the PCM1840 for this specific application. The following
steps provide a sequence of items that must be executed in the time between powering the device up and
reading data from the device or transitioning from one mode to another mode of operation.
1. Apply power to the device:
a. Power-up the IOVDD and AVDD power supplies, keeping the SHDNZ pin voltage low
b. The device now goes into hardware shutdown mode (ultra-low-power mode < 1 µA)
2. Transition from hardware shutdown mode to active mode whenever required for the recording operation:
a. Connect the MSZ, FMT0, and FMT1 pins voltage low to configure the device in 4-channel TDM slave
mode
b. Release SHDNZ only when the IOVDD and AVDD power supplies settle to the steady-state operating
voltage
c. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
This specific step can be done at any point in the sequence after step a
See the Phase-Locked Loop (PLL) and Clock Generation section for supported sample rates and the
BCLK to FSYNC ratio
d. The device recording data are now sent to the host processor via the TDM audio serial data bus
3. Assert the SHDNZ pin low to enter hardware shutdown mode (again) at any time
4. Follow step 2 onwards to exit hardware shutdown mode (again)


Html ページ

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34 


Datasheet Download




リンク URL



Privacy Policy
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   ブックマーク
   |   リンク交換   |   メーカーリスト
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn