voltage in the equation is defined as the difference between the measured output voltage and the supply voltage

Total power consumption can be calculated using the information provided in CMOS Power Consumption and

Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear

and Logic (SLL) Packages and Devices.

CAUTION

limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum

Ratings. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

not exceed the maximum input voltage range found in the Absolute Maximum Ratings.

completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used

sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used

for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the

SN74HCS16507-Q1, as specified in the Electrical Characteristics, and the desired input transition rate. A 10-kΩ

resistor value is often used due to these factors.

The SN74HCS16507-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude

Characteristics. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without

causing huge increases in power consumption. The typical additional current caused by holding an input at a

Refer to the Feature Description section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the

Open-drain outputs can be connected together directly to produce a wired-AND configuration or for additional

output drive strength.

Refer to Feature Description section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

section.

2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal

performance. This can be accomplished by providing short, appropriately sized traces from the

SN74HCS16507-Q1 to the receiving device(s).

SN74HCS16507-Q1

SCLS824 – AUGUST 2020

www.ti.com

14

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74HCS16507-Q1