データシートサーチシステム |
|
LD3986J28R-E データシート(PDF) 3 Page - STMicroelectronics |
|
LD3986J28R-E データシート(HTML) 3 Page - STMicroelectronics |
3 / 12 page LD3986 SERIES 3/12 Figure 2: Pin Connection (top through view) Table 4: Pin Description Figure 3: Typical Application Circuit Symbol Pin N° Name and Function VO2 A1 Output Voltage 2 of the dual LDO EN2 B1 Enables voltage for output voltage 2: ON MODE when VEN ≥ 1.4V, OFF MODE when VEN ≤ 0.4V (Do not leave floating, not internally pulled down/up) BYPASS C1 Bypass Pin: Connect an external capacitor (usually 10nF) to minimize noise voltage GND C2 Common Ground GND C3 Common Ground EN1 B3 Enables voltage for output voltage 1: ON MODE when VEN ≥ 1.4V, OFF MODE when VEN ≤ 0.4V (Do not leave floating, not internally pulled down/up) VO1 A3 Output Voltage 1 of the dual LDO VI A2 Input Voltage for both LDO |
同様の部品番号 - LD3986J28R-E |
|
同様の説明 - LD3986J28R-E |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |