FW32206T100 datasheet(1/86 Pages) AGERE

部品番号	FW32206T100

部品情報	1394a PCI PHY/Link Open Host Controller

Download	86 Pages

Scroll/Zoom	100%

メーカー	AGERE [Agere Systems]

ホームページ

Logo

1 / 86 page

Data Sheet, Rev. 1

December 2005

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

™

Features

1394a-2000 OHCI link and PHY core function in a sin-

gle device:

— 100-pin TQFP package (also available in a lead-free

package; see ordering information on page 85.)

— Single-chip link and PHY enable smaller, simpler,

more efficient motherboard and add-in card designs

— Enables lower system costs

— Leverages proven 1394a-2000 PHY core design

— Demonstrated compatibility with current Microsoft

Windows® drivers and common applications

— Demonstrated interoperability with existing, as well

as older, 1394 consumer electronics and peripherals

products

— Feature-rich implementation for high performance in

common applications

— Supports low-power system designs (CMOS imple-

mentation, power management features)

OHCI:

— Complies with the 1394 OHCI 1.1 Specification

— OHCI 1.0 backwards compatible—configurable via

EEPROM to operate in either OHCI 1.0 or OHCI 1.1

mode

— Complies with Microsoft Windows logo program

system and device requirements

— Listed on Windows hardware compatibility list

http://www.microsoft.com/hcl/results.asp

— Compatible with Microsoft Windows and MacOS ®

operating systems

— 4 Kbyte isochronous transmit FIFO

— 2 Kbyte asynchronous transmit FIFO

— 4 Kbyte isochronous receive FIFO

— 2 Kbyte asynchronous receive FIFO

— Dedicated asynchronous and isochronous

descriptor-based DMA engines

— Eight isochronous transmit contexts

— Eight isochronous receive contexts

— Prefetches isochronous transmit data

— Supports posted write transactions

— Supports parallel processing of incoming physical

read and write requests

— Supports notification (via interrupt) of a failed

register access

— Information normally in the EEPROM can be pro-

grammed into the system BIOS.

1394a-2000 PHY core:

— Compliant with IEEE ® 1394a-2000, Standard for a

High Performance Serial Bus (Supplement)

— Provides two fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic

— Supports extended BIAS_HANDSHAKE time for

enhanced interoperability with camcorders

— While unpowered and connected to the bus, will not

drive TPBIAS on a connected port even if receiving

incoming bias voltage on that port

— Does not require external filter capacitor for PLL

— Supports link-on as a part of the internal

PHY core-link interface

— 25 MHz crystal oscillator and internal PLL provide a

50 MHz internal link-layer controller clock as well

as transmit/receive data at 100 Mbits/s, 200 Mbits/s,

and 400 Mbits/s.

— Interoperable across 1394 cable with 1394 physical

layers (PHY core) using 5 V supplies

— Provides node power-class information signaling for

system power management

— Supports ack-accelerated arbitration and fly-by

concatenation

— Supports arbitrated short bus reset to improve

utilization of the bus

— Fully supports suspend/resume

— Supports connection debounce

— Supports multispeed packet concatenation

— Supports PHY pinging and remote PHY access

packets

— Reports cable power fail interrupt when voltage at

CPS pin falls below 7.5 V

Link:

— Cycle master and isochronous resource manager

capable

— Supports 1394a-2000 acceleration features

PCI:

— Revision 2.2 compliant

— 33 MHz/32-bit operation

— Programmable burst size thresholds for PCI data

transfer

— Supports optimized memory read line, memory read

multiple, and memory write invalidate burst

commands

— Supports PCI Bus Power Management Interface

Specification v.1.1.

Note: This device does not support D3cold wakeup,

CLKRUN protocol, mini PCI ® applications, and

CardBus applications. Use the FW322 06 120-pin

TQFP device if one or more of these features are

needed.

同様の部品番号 - FW32206T100

メーカー	部品番号	データシート	部品情報
Agere Systems	FW32206	959Kb / 92P	PCI PHY/Link Open Host Controller Interface
Agere Systems	FW322061394	959Kb / 92P	PCI PHY/Link Open Host Controller Interface

More results

同様の説明 - FW32206T100

メーカー	部品番号	データシート	部品情報
Agere Systems	FW32305	1Mb / 152P	1394A PCI PHY/Link Open Host Controller Interface
	FW322	1Mb / 148P	1394A PCI PHY/Link Open Host Controller Interface
	FW323061394	1Mb / 92P	PCI PHY/Link Open Host Controller Interface
	FW322061394	959Kb / 92P	PCI PHY/Link Open Host Controller Interface
VIA Technologies, Inc.	VT6307	449Kb / 54P	PCI 1394a-2000 Integrated Host Controller
Texas Instruments	TSB43AB22A	518Kb / 112P	[Old version datasheet] INTEGRATED 1394A-2000 OHCI PHY/LINK-LAYER CONTROLLER
	TSB43AB21	656Kb / 109P	[Old version datasheet] INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
	TSB43AB21A	557Kb / 116P	[Old version datasheet] Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
	TSB43AB22	519Kb / 112P	[Old version datasheet] INTERGRATED 1394a-2000 OHCI PHY/LINK-LAYER CONTROLLER
	TSB43AB22	99Kb / 7P	[Old version datasheet] Integrated 1394a-2000 OHCI PHY/Link-Layer Controller