データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS8161FZ32BD-6.5I データシート(PDF) 7 Page - GSI Technology

部品番号 GS8161FZ32BD-6.5I
部品情報  18Mb Flow Through Synchronous NBT SRAM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8161FZ32BD-6.5I データシート(HTML) 7 Page - GSI Technology

Back Button GS8161FZ32BD-6.5I Datasheet HTML 3Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 4Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 5Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 6Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 7Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 8Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 9Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 10Page - GSI Technology GS8161FZ32BD-6.5I Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
GS8161FZ18/32/36BD
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 6/2006
7/28
© 2006, GSI Technology
Functional Details
Clocking
Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to
suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.
Flow Through Mode Read and Write Operations
Flow Through NBT SRAMs are equipped with rising-edge-triggered input registers that capture data-in, address, and control input
signals, but do not have a data output register like the one found on pipelined NBT SRAMs. Once a read command and an
associated read address is clocked into the RAM, the read operation proceeds and, if the Output Enable pin is driven active low,
culminates with the read data appearing on the RAM output pins, even if no additional clocks are sent to the RAM.
A write operation in a Flow Through NBT SRAM begins when a write command and write address are clocked into the RAM.
Next, data-in for that write address must be applied to the input pins and held for capture by the very next rising edge of clock. A
write protocol like the one used on Flow Through NBT SRAMs—the capture of the write address and write command on one clock
and the capture of the write data-in on the next clock—is often described as a Late Write protocol.
It is the combination of the Flow Through read protocol and the Late Write write protocol that allows the Flow Through NBT
SRAM to achieve seamless back-to-back, read-write-read transitions on a bi-directional data bus without requiring the user to
insert dead cycles to prevent bus contention during the transition from read to write or write to read.


同様の部品番号 - GS8161FZ32BD-6.5I

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
GS816118 ETC1-GS816118 Datasheet
901Kb / 36P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
logo
GSI Technology
GS816118BD-150 GSI-GS816118BD-150 Datasheet
1Mb / 35P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150I GSI-GS816118BD-150I Datasheet
1Mb / 35P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150IV GSI-GS816118BD-150IV Datasheet
1Mb / 34P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816118BD-150V GSI-GS816118BD-150V Datasheet
1Mb / 34P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results

同様の説明 - GS8161FZ32BD-6.5I

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8162Z18BB-V GSI-GS8162Z18BB-V Datasheet
1Mb / 33P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8162Z72C GSI-GS8162Z72C Datasheet
1Mb / 31P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8162Z72CC-V GSI-GS8162Z72CC-V Datasheet
1Mb / 27P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8160Z18CT GSI-GS8160Z18CT Datasheet
575Kb / 23P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18 GSI-GS8161Z18 Datasheet
939Kb / 36P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8160Z18BT-V GSI-GS8160Z18BT-V Datasheet
916Kb / 22P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8160Z18T GSI-GS8160Z18T Datasheet
616Kb / 24P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8160ZV18CT GSI-GS8160ZV18CT Datasheet
565Kb / 22P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18BT-V GSI-GS8161Z18BT-V Datasheet
1Mb / 35P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8162Z18BB GSI-GS8162Z18BB Datasheet
1Mb / 34P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com