データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS8182D18D-200 データシート(PDF) 4 Page - GSI Technology

部品番号 GS8182D18D-200
部品情報  18Mb Burst of 4 SigmaQuad-II SRAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8182D18D-200 データシート(HTML) 4 Page - GSI Technology

  GS8182D18D-200 Datasheet HTML 1Page - GSI Technology GS8182D18D-200 Datasheet HTML 2Page - GSI Technology GS8182D18D-200 Datasheet HTML 3Page - GSI Technology GS8182D18D-200 Datasheet HTML 4Page - GSI Technology GS8182D18D-200 Datasheet HTML 5Page - GSI Technology GS8182D18D-200 Datasheet HTML 6Page - GSI Technology GS8182D18D-200 Datasheet HTML 7Page - GSI Technology GS8182D18D-200 Datasheet HTML 8Page - GSI Technology GS8182D18D-200 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 27 page
background image
Preliminary
GS8182D18D-250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 11/2004
4/27
© 2003, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
A SigmaQuad-II SRAM can begin an alternating sequence of reads and writes with either a read or a write. In order for any
separate I/O SRAM that shares a common address between its two ports to keep both ports running all the time, the RAM must
implement some sort of burst transfer protocol. The burst must be at least long enough to cover the time the opposite port is
receiving instructions on what to do next. The rate at which a RAM can accept a new random address is the most fundamental
performance metric for the RAM. Each of the three SigmaQuad-II SRAMs support similar address rates because random address
rate is determined by the internal performance of the RAM and they are all based on the same internal circuits. Differences
between the truth tables of the different SigmaQuad-II SRAMs, or any other Separate I/O SRAMs, follow from differences in how
the RAM’s interface is contrived to interact with the rest of the system. Each mode of operation has its own advantages and
disadvantages. The user should consider the nature of the work to be done by the RAM to evaluate which version is best suited to
the application at hand.
Alternating Read-Write Operations
SigmaQuad-II SRAMs follow a few simple rules of operation.
- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- R and W high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.
In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for
details.


同様の部品番号 - GS8182D18D-200

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8182D18BGD-300I GSI-GS8182D18BGD-300I Datasheet
726Kb / 36P
   JEDEC-standard pinout and package
More results

同様の説明 - GS8182D18D-200

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8182D19BD-375I GSI-GS8182D19BD-375I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BD-435I GSI-GS8182D19BD-435I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BD-435 GSI-GS8182D37BD-435 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BGD-333 GSI-GS8182D19BGD-333 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BGD-375 GSI-GS8182D37BGD-375 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BD-400 GSI-GS8182D37BD-400 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BD-375 GSI-GS8182D37BD-375 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BGD-375I GSI-GS8182D37BGD-375I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BD-400 GSI-GS8182D19BD-400 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BGD-375I GSI-GS8182D19BGD-375I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com