データシートサーチシステム |
|
GS8170LW72AGC-333 データシート(PDF) 7 Page - GSI Technology |
|
GS8170LW72AGC-333 データシート(HTML) 7 Page - GSI Technology |
7 / 32 page GS8170LW36/72AC-350/333/300/250 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.04 4/2005 7/32 © 2003, GSI Technology Two Byte Write Control Example with Late Write SigmaRAM Special Functions Burst Cycles SRAMs provide an on-chip burst address generator that can be utilized, if desired, to simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode. DA DB DE DA DC F /E1 Write BC D ADV ADV Non-Write Write Write CK Address A E Write CQ /BA /BB DQA0-DQA8 DQB0-DQB8 |
同様の部品番号 - GS8170LW72AGC-333 |
|
同様の説明 - GS8170LW72AGC-333 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |