データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS8662D18E-167I データシート(PDF) 10 Page - GSI Technology

部品番号 GS8662D18E-167I
部品情報  72Mb SigmaQuad-II Burst of 4 SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662D18E-167I データシート(HTML) 10 Page - GSI Technology

Back Button GS8662D18E-167I Datasheet HTML 6Page - GSI Technology GS8662D18E-167I Datasheet HTML 7Page - GSI Technology GS8662D18E-167I Datasheet HTML 8Page - GSI Technology GS8662D18E-167I Datasheet HTML 9Page - GSI Technology GS8662D18E-167I Datasheet HTML 10Page - GSI Technology GS8662D18E-167I Datasheet HTML 11Page - GSI Technology GS8662D18E-167I Datasheet HTML 12Page - GSI Technology GS8662D18E-167I Datasheet HTML 13Page - GSI Technology GS8662D18E-167I Datasheet HTML 14Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
Preliminary
GS8662D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01a 2/2006
10/29
© 2005, GSI Technology
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NBx” may be substituted in all the discussion above.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample
Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Beat 3
0
0
Data In
Data In
Beat 4
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Written
Unchanged
Unchanged
Written
Written
Written
Unchanged
Written
Beat 1
Beat 2
Beat 3
Beat 4
Output Register Control
SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output
Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the
output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K
and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs, allowing the RAM to
function as a conventional pipelined read SRAM.


同様の部品番号 - GS8662D18E-167I

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8662D10BD-400 GSI-GS8662D10BD-400 Datasheet
506Kb / 29P
   JEDEC-standard pinout and package
GS8662D10BD-400I GSI-GS8662D10BD-400I Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662D10BD-450I GSI-GS8662D10BD-450I Datasheet
506Kb / 29P
   Fully coherent read and write pipelines
GS8662D10BGD-333 GSI-GS8662D10BGD-333 Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662D10BGD-400 GSI-GS8662D10BGD-400 Datasheet
506Kb / 29P
   JEDEC-standard pinout and package
More results

同様の説明 - GS8662D18E-167I

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8662D20BD-500 GSI-GS8662D20BD-500 Datasheet
556Kb / 33P
   72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D07 GSI-GS8662D07 Datasheet
401Kb / 29P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662DT20 GSI-GS8662DT20 Datasheet
462Kb / 33P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662DT10BD-450 GSI-GS8662DT10BD-450 Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662D20BD-400I GSI-GS8662D20BD-400I Datasheet
556Kb / 33P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662DT07BGD-333I GSI-GS8662DT07BGD-333I Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662D19BD-333I GSI-GS8662D19BD-333I Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662D37BGD-350 GSI-GS8662D37BGD-350 Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662DT07BD-333I GSI-GS8662DT07BD-333I Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
GS8662D37BGD-450 GSI-GS8662D37BGD-450 Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com