データシートサーチシステム |
|
74LV259D データシート(PDF) 7 Page - NXP Semiconductors |
|
74LV259D データシート(HTML) 7 Page - NXP Semiconductors |
7 / 14 page Philips Semiconductors Product specification 74LV259 8-bit addressable latch 1998 May 20 7 AC CHARACTERISTICS (Continued) GND = 0V; tr = tf ≤ 2.5ns; CL = 50pF; RL = 1KΩ SYMBOL PARAMETER WAVEFORM CONDITION –40 to +85 °C –40 to +125 °C UNIT SYMBOL PARAMETER WAVEFORM VCC(V) MIN TYP1 MAX MIN MAX UNIT 1.2 –20 t Hold time Figure 6 2.0 5 –7 5 ns th An to LE Figure 6 2.7 5 –5 5 ns 3.0 to 3.6 5 –42 5 NOTES: 1. Unless otherwise stated, all typical values are measured at Tamb = 25°C 2. Typical values are measured at VCC = 3.3 V. AC WAVEFORMS VM = 1.5 V at VCC ≥ 2.7 V and ≤ 3.6V; VM = 0.5 × VCC at VCC < 2.7 V and ≥ 4.5 V. VOL and VOH are the typical output voltage drop that occur with the output load. SV01605 VM LE INPUT Dn INPUT VCC VCC GND GND VOL VOH Qn OUTPUT VM tPLH tPHL tW Figure 1. Enable input (LE) to output (Qn) propagation delays and the enable input pulse width. SV01608 VM Dn INPUT Qn OUTPUT VM tPLH tPHL GND VCC VOL VOH Figure 2. Data input (D) to output (Qn) propagation delays. SV01607 VM An INPUT GND VOH VOL VCC Qn OUTPUT VM tPLH tPHL Figure 3. Address inputs (An) to output (Qn) propagation delays. SV001606 VM MR INPUT VCC GND VOL VOH Qn OUTPUT VM tPHL tW Figure 4. Conditional reset input (MR) to output (Qn) propagation delays. |
同様の部品番号 - 74LV259D |
|
同様の説明 - 74LV259D |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |