データシートサーチシステム |
|
93AA86BTIOTG データシート(PDF) 10 Page - Microchip Technology |
|
93AA86BTIOTG データシート(HTML) 10 Page - Microchip Technology |
10 / 28 page 93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C DS21797G-page 10 © 2005 Microchip Technology Inc. 2.8 Write The WRITE instruction is followed by 8 bits (If ORG is low or A-version devices) or 16 bits (If ORG pin is high or B-version devices) of data which are written into the specified address. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical ‘0’ indicates that programming is still in progress. DO at logical ‘1’ indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. FIGURE 2-6: WRITE TIMING Note: The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit. Note: After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO CS CLK DI DO 1 0 1 An ••• A0 Dx ••• D0 Busy Ready High-Z High-Z TWC TCSL TCZ TSV |
同様の部品番号 - 93AA86BTIOTG |
|
同様の説明 - 93AA86BTIOTG |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |