データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74V273 データシート(PDF) 11 Page - Texas Instruments

部品番号 SN74V273
部品情報  819218, 1638418, 3276818, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SN74V273 データシート(HTML) 11 Page - Texas Instruments

Back Button SN74V273 Datasheet HTML 7Page - Texas Instruments SN74V273 Datasheet HTML 8Page - Texas Instruments SN74V273 Datasheet HTML 9Page - Texas Instruments SN74V273 Datasheet HTML 10Page - Texas Instruments SN74V273 Datasheet HTML 11Page - Texas Instruments SN74V273 Datasheet HTML 12Page - Texas Instruments SN74V273 Datasheet HTML 13Page - Texas Instruments SN74V273 Datasheet HTML 14Page - Texas Instruments SN74V273 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 52 page
background image
SN74V263, SN74V273, SN74V283, SN74V293
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
read enable (REN)
When REN is low, data is loaded from the RAM array into the output register on the rising edge of every RCLK
cycle, if the device is not empty.
When REN is high, the output register holds the previous data and no new data is loaded into the output register.
The data outputs Q0–Qn maintain the previous data value.
In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn on the third
valid low-to-high transition of RCLK + tsk after the first write. REN does not need to be asserted low. To access
all other words, a read must be executed using REN. The RCLK low-to-high transition after the last word has
been read from the FIFO, OR goes high with a true read (RCLK with REN = low), inhibiting further read
operations. REN is ignored when the FIFO is empty.
In the standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be
requested using REN. When the last word has been read from the FIFO, EF goes low, inhibiting further read
operations. REN is ignored when the FIFO is empty. Once a write is performed, EF goes high, allowing a read
to occur. The EF flag is updated by two RCLK cycles + tsk after the valid WCLK cycle.
serial enable (SEN)
The SEN input is an enable used only for serial programming of the offset registers. The serial programming
method must be selected during master reset. SEN always is used with LD. When these lines are both low, data
at the SI input can be loaded into the program register, with one bit for each low-to-high transition of WCLK.
When SEN is high, the programmable registers retain the previous settings and no offsets are loaded. SEN
functions the same way in FWFT and standard modes.
output enable (OE)
When OE is asserted (low), the parallel output buffers receive data from the output register. When OE is high,
the output data bus (Qn) goes into the high-impedance state.
load (LD)
LD is a dual-purpose pin. During master reset, the state of the LD input, along with FSEL0 and FSEL1,
determines one of eight default offset values for the PAE and PAF flags, along with the method by which these
offset registers can be programmed, parallel or serial (see Table 2). After master reset, LD enables write
operations to and read operations from the offset registers. Only the offset loading method currently selected
can be used to write to the registers. Offset registers can be read only in parallel.
After master reset, LD is used to activate the programming process of the flag offset values PAE and PAF. Pulling
LD low begins a serial loading, or a parallel load, or a read of these offset values.
input width (IW)/output width (OW) bus matching
IW and OW define the input and output bus widths. During master reset, the state of these pins is used to
configure the device bus sizes (see Table 1 for control settings). All flags operate based on the word/byte size
boundary, as defined by the selection of the widest input or output bus width.
big endian/little endian (BE)
During master reset, a low on BE selects big-endian operation. A high on BE during master reset selects
little-endian format. This function is useful when data is written into the FIFO in word format (
×18) and read out
of the FIFO in word format (
×18) or byte format (×9). If big-endian mode is selected, the MSB of the word written
into the FIFO is read out of the FIFO first, followed by the LSB. If little-endian format is selected, the LSB of the
word written into the FIFO is read out first, followed by the MSB. The desired mode is configured during master
reset by the state of the BE.
See Figure 4 for the byte arrangement.


同様の部品番号 - SN74V273

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74V273 TI1-SN74V273 Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-10PZA TI1-SN74V273-10PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-15PZA TI1-SN74V273-15PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-6PZA TI1-SN74V273-6PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-7PZA TI1-SN74V273-7PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

同様の説明 - SN74V273

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74V3640 TI-SN74V3640 Datasheet
725Kb / 50P
[Old version datasheet]   1024 횞 36, 2048 횞 36, 4096 횞 36, 8192 횞 36, 16384 횞 36, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC7804 TI-SN74ALVC7804 Datasheet
150Kb / 11P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7804 TI-SN74ALVC7804_07 Datasheet
241Kb / 13P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7820 TI-SN74ABT7820 Datasheet
196Kb / 15P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819 TI-SN74ABT7819 Datasheet
284Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804 TI-SN74ACT7804 Datasheet
146Kb / 11P
[Old version datasheet]   512 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7806 TI-SN74ACT7806_06 Datasheet
174Kb / 12P
[Old version datasheet]   256 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN54ABT7820 TI-SN54ABT7820 Datasheet
199Kb / 14P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com