74LVT125DB datasheet(6/10 Pages) PHILIPS

部品番号	74LVT125DB

部品情報	3.3V Quad buffer 3-State

Download	10 Pages

Scroll/Zoom	100%

メーカー	PHILIPS [NXP Semiconductors]

ホームページ	http://www.nxp.com

Logo

6 / 10 page

9397 750 14703

Product data sheet

Rev. 05 — 10 February 2005

6 of 15

Philips Semiconductors

74LVT125

3.3 V quad buffer; 3-state

[1]

Typical values are measured at VCC = 3.3 V and Tamb =25 °C.

[2]

Unused pins at VCC or GND.

[3]

This is the bus hold overdrive current required to force the input to the opposite logic state.

[4]

This parameter is valid for any VCC between 0 V and 1.2 V with a transition time of up to 10 ms. From VCC = 1.2 VtoVCC = 3.3 V ± 0.3 V

a transition time of 100

µs is permitted. This parameter is valid for T

amb =25 °C only.

[5]

ICC is measured with outputs pulled to VCC or GND.

[6]

This is the increase in supply current for each input at the speciﬁed voltage level other than VCC or GND.

11. Dynamic characteristics

IEX

external current into output

output in HIGH-state when

VO >VCC; VO = 5.5 V and

VCC = 3.0 V

-

60

125

µA

IPU, IPD

power-up or power-down

3-state output current

VCC ≤ 1.2 V; VO = 0.5 V to VCC;

VI = GND or VCC;

nOE = don’t care

[4] -

±1

±100

µA

IOZ

3-state output current

VCC = 3.6 V; VI =VIH or VIL

output HIGH: VO = 3.0 V

-

1

5

µA

output LOW: VO = 0.5 V

-

−1

−5

µA

ICC

quiescent supply current

VCC = 3.6 V; VI = GND or VCC;

IO =0A

outputs HIGH

-

0.13

0.19

mA

outputs LOW

-

2

7

mA

outputs disabled

[5] -

0.13

0.19

mA

∆ICC

additional supply current per

input pin

VCC = 3 V to 3.6 V; one input at

VCC − 0.6 V and other inputs at

VCC or GND;

[6] -

0.1

0.2

mA

CI

input capacitance

VI = 0 V or 3.0 V

-

4

-

pF

CO

output capacitance

outputs disabled;

VO = 0 V or 3.0 V

-8

-pF

Table 7:

Static characteristics …continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

Min

Typ

Max

Unit

Table 8:

Dynamic characteristics

GND = 0 V; tr =tf = 2.5 ns; CL = 50 pF; RL = 500 Ω; for test circuit see Figure 8.

Symbol Parameter

Conditions

Min

Typ

Max

Unit

Tamb = −40 °C to +85 °C [1]

tPLH

propagation delay nA to nY

VCC = 2.7 V

-

4.5

ns

VCC = 3.3 V ± 0.3 V

1.0

2.7

4.0

ns

tPHL

propagation delay nA to nY

VCC = 2.7 V

-

4.9

ns

VCC = 3.3 V ± 0.3 V

1.0

2.9

3.9

ns

tPZH

output enable time nOE to nY

VCC = 2.7 V

-

6.0

ns

VCC = 3.3 V ± 0.3 V

1.0

3.4

4.7

ns

tPZL

output enable time nOE to nY

VCC = 2.7 V

-

6.5

ns

VCC = 3.3 V ± 0.3 V

1.1

3.4

4.7

ns

同様の部品番号 - 74LVT125DB

メーカー	部品番号	データシート	部品情報
NXP Semiconductors	74LVT125DB	93Kb / 15P	3.3 V quad buffer; 3-state Rev. 05-10 February 2005
NXP Semiconductors	74LVT125DB	106Kb / 16P	3.3 V quad buffer 3-state Rev. 06-6 March 2006

More results

同様の説明 - 74LVT125DB

メーカー	部品番号	データシート	部品情報
NXP Semiconductors	74LVT126	86Kb / 10P	3.3V Quad buffer 3-State 1998 Feb 19
Nexperia B.V. All right...	74ABT126	219Kb / 11P	Quad buffer; 3-state Rev. 6 - 8 October 2020
NXP Semiconductors	74ABT125	93Kb / 10P	Quad buffer 3-State 1998 Jan 16
NXP Semiconductors	74ABT126	91Kb / 15P	Quad buffer; 3-state Rev. 04-17 February 2005
Fairchild Semiconductor	74F125SCX	79Kb / 5P	Quad Buffer (3-STATE)
NXP Semiconductors	74ABT126D-602	91Kb / 15P	Quad buffer; 3-state Rev. 04-17 February 2005
Nexperia B.V. All right...	74ABT125	245Kb / 12P	Quad buffer; 3-state Rev. 9 - 13 March 2023
NXP Semiconductors	74ABT125	162Kb / 15P	Quad buffer; 3-state Rev. 04-27 April 2010
Fairchild Semiconductor	74F125	66Kb / 5P	Quad Buffer (3-STATE)
Fairchild Semiconductor	DM74LS126A	48Kb / 4P	Quad 3-STATE Buffer