データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC145422 データシート(PDF) 11 Page - Motorola, Inc

部品番号 MC145422
部品情報  UNIVERSAL DIGITAL-LOOP TRANSCEIVER(UDLT)
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MOTOROLA [Motorola, Inc]
ホームページ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145422 データシート(HTML) 11 Page - Motorola, Inc

Back Button MC145422 Datasheet HTML 7Page - Motorola, Inc MC145422 Datasheet HTML 8Page - Motorola, Inc MC145422 Datasheet HTML 9Page - Motorola, Inc MC145422 Datasheet HTML 10Page - Motorola, Inc MC145422 Datasheet HTML 11Page - Motorola, Inc MC145422 Datasheet HTML 12Page - Motorola, Inc MC145422 Datasheet HTML 13Page - Motorola, Inc MC145422 Datasheet HTML 14Page - Motorola, Inc MC145422 Datasheet HTML 15Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
MC145422
•MC145426
MOTOROLA
11
Tx
Transmit Data Output
This is a standard B–series CMOS output. Voice data is
output on this pin on the rising edges of CLK while TE1 is
high and is high impedance when TE1 is low.
X1
Crystal Input
A 4.096 MHz crystal is tied between this pin and X2. A
10 M
Ω resistor across X1 and X2 and 25 pF capacitors from
X1 and X2 to VSS are required for stability and to ensure
startup. X1 may be driven by an external CMOS clock signal
if X2 is left open.
X2
Crystal Output
This pin is capable of driving one external CMOS input and
15 pF of additional capacitance (see X1 pin description).
CLK
Clock Output
This is a standard B–series CMOS output which provides
the data clock for the telset codec–filter. It is generated by di-
viding the oscillator down to 128 kHz and starts upon the
completion of demodulation of an incoming burst from the
master. At this time, CLK begins and TE1 goes high. CLK will
remain active for 16 periods, at the end of which it will remain
low until another transmission from the master is demodu-
lated. In this manner, sync from the master is established in
the slave and any clock slip between the master and the
slave is absorbed each frame. CLK is generated in response
to an incoming burst from the master, however, if TE is
brought high, then CLK and TE1/RE1 are generated from the
internal oscillator until TE is brought low or an incoming burst
from the master is received. CLK is disabled when LB is held
low.
Rx
Receive Data Input
Voice data from the telset codec–filter is input on this pin
on the first eight falling edges of CLK after RE1 goes high.
Mu/A
Tone Digital Format Input
This pin determines if the PCM code of the 500 Hz square
wave tone, when TE is high, is Mu–Law (Mu/A = 1) or A–Law
(Mu/A = 0) format.
RE1
Receive Data Enable 1 Output
This is a standard B–series CMOS output which is the
inverse of TE1 (see TE1 pin description).
LO1, LO2
Line Driver Outputs
These outputs drive the twisted pair line with 256 kHz
modified DPSK bursts each frame and are push–pull. These
pins are driven to Vref when the device is not modulating.
BACKGROUND
The MC145422 master and MC145426 slave UDLT trans-
ceiver ICs main application is to bidirectionally transmit the
digital signals present at a codec–filter digital–PABX back-
plane interface over normal telephone wire pairs. This allows
the remoting of the codec–filter in a digital telephone set and
enables each set to have a high speed data access to the
PABX switching facility. In effect, the UDLT allows each
PABX subscriber direct access to the inherent 64 kbps data
routing capabilities of the PABX.
The UDLT provides a means for transmitting and receiving
64 kbits of voice data and 16 kbps of signaling data in two–
wire format over normal telephone pairs. The UDLT is a two–
chip set consisting of a master and a slave. The master
UDLT replaces the codec–filter and SLIC on the PABX line
card, and transmits and receives data over the wire pair to
the teleset. The UDLT appears to the linecard and backplane
as if it were a PCM Codec–Filter and has almost the same
digital interface features as the MC145500 series codec–fil-
ters. The slave UDLT is located in the telset and interfaces
the codec–filter to the wire pair. By hooking two UDLTs back–
to–back, a repeater can also be formed. The master and
slave UDLTs operate in a frame synchronous manner, sync
being established at the slave by the timing of the master’s
transmission. The master’s sync is derived from the PABX
frame sync.
The UDLT operates using one twisted pair. Eight bits of
voice data and two bits of signaling data are transmitted and
received each frame in a half–duplex manner (i.e., the slave
waits until the transmission from the master is completely re-
ceived before transmitting back to the master). Transmission
occurs at 256 kHz bit rate using a modified form of DPSK.
This “ping– pong” mode will allow transmission of data at dis-
tances up to two kilometers before turnaround delay be-
comes a problem. The UDLT is so defined as to allow this
data to be handled by the linecard, backplane, and PABX as
if it were just another voice conversation. This allows existing
PABX hardware and software to be unchanged and yet pro-
vides switched 64 kbps voice or data communications
throughout its service area by simply replacing a subscrib-
er’s linecard and teleset. A feature in the master allows one
of the two signaling bits to be inserted and extracted from the
backplane PCM word to allow simultaneous voice and data
transmission through the PABX. Both UDLTs have a loop-
back feature by which the device can be tested in the user
system.
The slave UDLT has the additional feature of providing a
500 Hz Mu–Law or A–Law coded square wave to the codec–
filter when the TE pin is brought high. This can be used to
provide audio feedback in the telset during keyboard depres-
sions.
CIRCUIT DESCRIPTION
GENERAL
The UDLT consists of a modulator, demodulator, two inter-
mediate data buffers, sequencing and control logic, and
transmit and receive data registers. The data registers
interface to the linecard or codec–filter digital interface sig-
nals, the modulator and demodulator interface the twisted
pair transmission medium, while the intermediate data regis-
ters buffer data between these two sections. The UDLT is


同様の部品番号 - MC145422

メーカー部品番号データシート部品情報
logo
Motorola, Inc
MC145421 MOTOROLA-MC145421 Datasheet
271Kb / 16P
   ISDN Universal Digital Loop Transceivers II
MC145421DW MOTOROLA-MC145421DW Datasheet
271Kb / 16P
   ISDN Universal Digital Loop Transceivers II
MC145421P MOTOROLA-MC145421P Datasheet
271Kb / 16P
   ISDN Universal Digital Loop Transceivers II
logo
NXP Semiconductors
MC145423 NXP-MC145423 Datasheet
759Kb / 40P
   Universal Digital Loop Transceiver (UDLT-3) Evaluation Module
Rev. 3, 2/2002
logo
Freescale Semiconductor...
MC145423DT FREESCALE-MC145423DT Datasheet
4Mb / 30P
   Universal Digital Loop Transceiver (UDLT-3)
More results

同様の説明 - MC145422

メーカー部品番号データシート部品情報
logo
Freescale Semiconductor...
MC145423E FREESCALE-MC145423E Datasheet
4Mb / 30P
   Universal Digital Loop Transceiver (UDLT-3)
logo
NXP Semiconductors
MC145423EVK NXP-MC145423EVK Datasheet
759Kb / 40P
   Universal Digital Loop Transceiver (UDLT-3) Evaluation Module
Rev. 3, 2/2002
logo
Motorola, Inc
MC145421 MOTOROLA-MC145421 Datasheet
271Kb / 16P
   ISDN Universal Digital Loop Transceivers II
logo
Renesas Technology Corp
HSP50210 RENESAS-HSP50210 Datasheet
1Mb / 51P
   Digital Costas Loop
logo
Intersil Corporation
HSP50210 INTERSIL-HSP50210 Datasheet
788Kb / 51P
   Digital Costas Loop
logo
Filtran LTD
TEW6102 FILTRAN-TEW6102 Datasheet
23Kb / 1P
   UDLT Input/Output Transformer
logo
Texas Instruments
CD74ACT297 TI-CD74ACT297 Datasheet
196Kb / 12P
[Old version datasheet]   DIGITAL PHASE-LOCKED LOOP
CD74ACT297 TI1-CD74ACT297_14 Datasheet
463Kb / 18P
[Old version datasheet]   DIGITAL PHASE-LOCKED LOOP
logo
Filtran LTD
6102-1 FILTRAN-6102-1 Datasheet
145Kb / 1P
   UDLT Input/Output Transformer
logo
Texas Instruments
SN54LS297 TI-SN54LS297_07 Datasheet
513Kb / 15P
[Old version datasheet]   DIGITAL PHASE-LOCKED-LOOP FILTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com