データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LM1229 データシート(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 LM1229
部品情報  I2C Compatible CMOS TV RGB and Deflection Processor
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM1229 データシート(HTML) 7 Page - National Semiconductor (TI)

Back Button LM1229 Datasheet HTML 3Page - National Semiconductor (TI) LM1229 Datasheet HTML 4Page - National Semiconductor (TI) LM1229 Datasheet HTML 5Page - National Semiconductor (TI) LM1229 Datasheet HTML 6Page - National Semiconductor (TI) LM1229 Datasheet HTML 7Page - National Semiconductor (TI) LM1229 Datasheet HTML 8Page - National Semiconductor (TI) LM1229 Datasheet HTML 9Page - National Semiconductor (TI) LM1229 Datasheet HTML 10Page - National Semiconductor (TI) LM1229 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 27 page
background image
System Interface Signal Characteristics (Continued)
Unless otherwise noted: T
A = 25˚C, VCC = +5.0V, VIN = 0.7V, VABL =VCC,CL = 10 pF, Video Outputs = 2.4 VP-P. See (Note 7)
for Min and Max parameters and (Note 6) for Typicals.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
I
L
Logic low input current
(SCL, SDA, HSYNC, VSYNC)
SDA or SCL, Input Voltage = 0V
±10
µA
I
H
Logic high input current
(SCL, SDA, HSYNC, VSYNC)
SDA or SCL, Input Voltage = 5.0V
±10
µA
V
OL
Logic low output voltage (SCL,
SDA)
I
O =3mA
0.5
V
I
FB THRESHOLD
I
IN blank detection threshold (pin
24)
−20
µA
I
FB IN MAX
Flyback input
Absolute maximum current during
flyback
5mA
I
FB IN MAX
Peak flyback input current
Design value - AC coupled
1.0
mA
I
FB OUT MAX
Flyback input current
Absolute maximum during scan
−500
µA
t
H-BLANK ON
Blanking time delay - on
+ Zero crossing of I
FB to 50% of
output blanking start. I
FB = +1.5 mA
50
ns
t
H-BLANK OFF
Blanking time delay - off
− Zero crossing of I
FB to 50% of
output blanking end. I
FB = −100 µA
50
ns
V
BLANK MAX
Maximum video blanking level
CONTRAST[6:0], RGAIN[6:0],
GGAIN[6:0], BGAIN[6:0] = 0x7F,
BRIGHTNESS[7:0] = 0x00,
OFFSET[3:0] = 0xC, AC input
signal.
0
0.25
V
t
PW CLAMP
Minimum clamp pulse width
See (Note 15)
200
ns
V
CLAMP MAX
Maximum low level clamp voltage
To guarantee low state
1.0
V
V
CLAMP MIN
Minimum high level clamp voltage
To guarantee high state
3.0
V
I
CLAMP LOW
Clamp gate low input current
V
23 = 0V
−0.4
µA
I
CLAMP HIGH
Clamp gate high input current
V
23 = 5.0V
0.4
µA
t
CLAMP-VIDEO
Minimum wait from end of clamp
pulse to start of video.
Referenced to RGB video inputs.
50
ns
V
HEHT-LOW
Low limit of pin 20 HEHT input
1.4
V
V
HEHT-HIGH
High limit of pin 20 HEHT input
3.4
V
V
VEHT1-LOW,
V
VEHT2-LOW
Low limit of pins 8 and 9 VEHT
inputs
1V
V
VEHT1-HIGH,
V
VEHT2-HIGH
High limit of pins 8 and 9 VEHT
inputs
4V
Note 1: Limits of Absolute Maximum Ratings indicate below which damage to the device will not occur.
Note 2: All voltages are measured with respect to GND, unless otherwise specified.
Note 3: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.
Note 4: Human body model, 100 pF discharged through a 1.5 k
Ω resistor.
Note 5: Input from signal generator: tr,tf < 1 ns.
Note 6: Typical specifications are specified at +25˚C and represent the most likely parametric norm.
Note 7: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis. The guaranteed specifications apply only for the test conditions
listed. Some performance characteristics may change when the device is not operated under the listed test conditions.
Note 8: The supply current specified is the quiescent current for VCC = 5V and with RL = . Load resistors are not required and are not used in the test circuit,
therefore all the supply current is used by the pre-amp.
Note 9: Linearity Error is the maximum variation in step height of a 16 step staircase input signal waveform with a 0.7 VP-P level at the input. All 16 steps equal,
with each at least 100 ns in duration.
Note 10: dt/dVCC = 200*(t5.5V–t4.5V)/((t5.5V +t4.5V)) %/V, where: t5.5V is the rise or fall time at VCC = 5.5V, and t4.5V is the rise or fall time at VCC = 4.5V.
Note 11:
∆AV track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three gain stages. It is the difference in
gain change between any two amplifiers with the contrast set to AV 50% and measured relative to the AV MAX condition. For example, at AV MAX the three amplifiers’
gains might be 12.1 dB, 11.9 dB, and 11.8 dB and change to 2.2 dB, 1.9 dB and 1.7 dB respectively for contrast set to AV 50%. This yields a typical gain change of
10.0 dB with a tracking change of ±0.2 dB.
Note 12: The ABL input provides smooth decrease in gain over the operational range of 0 dB to −5 dB:
∆AABL =AV MAX –AV (VABL =VABL MIN GAIN). Beyond −5 dB
the gain characteristics, linearity and pulse response may depart from normal values.
www.national.com
7


同様の部品番号 - LM1229

メーカー部品番号データシート部品情報
logo
Texas Instruments
LM1229 TI1-LM1229 Datasheet
2Mb / 28P
[Old version datasheet]   Compatible CMOS TV RGB and Deflection Processor
More results

同様の説明 - LM1229

メーカー部品番号データシート部品情報
logo
Texas Instruments
LM1229 TI1-LM1229 Datasheet
2Mb / 28P
[Old version datasheet]   Compatible CMOS TV RGB and Deflection Processor
logo
STMicroelectronics
STV2001 STMICROELECTRONICS-STV2001 Datasheet
528Kb / 46P
   I2C SINGLE FREQUENCY DEFLECTION PROCESSOR AND 120 MHz RGB PREAMPLIFIER
STV2102 STMICROELECTRONICS-STV2102 Datasheet
370Kb / 12P
   I2C SINGLE FREQUENCY DEFLECTION PROCESSOR AND 120 MHz RGB PREAMPLIFIER
STV2000 STMICROELECTRONICS-STV2000 Datasheet
265Kb / 38P
   I2C SINGLE FREQUENCY DEFLECTION PROCESSOR AND 70 MHz RGB PREAMPLIFIER
logo
Micronas
SDA9380-B21 MICRONAS-SDA9380-B21 Datasheet
403Kb / 72P
   EDDC Enhanced Deflection Controller and RGB Processor
logo
Hitachi Semiconductor
HA11423 HITACHI-HA11423 Datasheet
52Kb / 2P
   Color TV Deflection Signal Processor
logo
Toshiba Semiconductor
TA1317ANG TOSHIBA-TA1317ANG Datasheet
1Mb / 59P
   Deflection Processor IC for TV
TA1317AFG TOSHIBA-TA1317AFG Datasheet
1Mb / 58P
   Deflection Processor IC for TV
logo
Sony Corporation
CXA2025AS SONY-CXA2025AS Datasheet
414Kb / 37P
   Y/C/RGB/Sync/Deflection for Color TV
CXA2095S SONY-CXA2095S Datasheet
428Kb / 40P
   Y/C/RGB/Sync/Deflection for Color TV
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com