データシートサーチシステム |
|
LM1229VEC データシート(PDF) 8 Page - National Semiconductor (TI) |
|
|
LM1229VEC データシート(HTML) 8 Page - National Semiconductor (TI) |
8 / 27 page Note 13: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200 pF cap is charged to the specific voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50 Ω). Note 14: Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at fIN = 10 MHz for VSEP 10 MHz. Note 15: A minimum pulse width of 200 ns is the guaranteed minimum for a horizontal line of 15 kHz. This limit is guaranteed by design. If a lower line rate is used then a longer clamp pulse may be required. Note 16: Once the spot killer has been activated, the LM1229 remains in the off state until VCC is cycled (reduced below 0.5V and then restored to 5V). Note 17: Video input = 0.7 VP-P and the OSD Enable is active with the OSD inputs at black. For each video input, in turn, set the specified video input at the designated frequency and measure the video feedthrough at the video outputs. Note 18: In the transparency mode, the OSD background consists of video with contrast level determined by the Transparency Register. The OSD foreground is unaffected. Note 19: Jitter is measured at the 31 kHz scan rate by measuring the time difference between the leading edge of HSYNC and the leading edge of the HDRIVE output pulse. LM1229 Test Circuit The LM1229 RGB test circuit is shown in Figure 2. The video generator should be a clean 75 Ω source to prevent un- wanted reflections from the terminations. The output wave- forms should be measured with a 10X, low capacitance probe on an oscilloscope with at least 400 MHz bandwidth. The jumpers JP1 and JP2 determine the free running fre- quency according to Table 1. The OSD inputs are shown as analog 0.7V peak to peak. If higher level signals are avail- able, suitable attenuation and termination should be used to achieve the proper input level. To prevent overdriving the input pins, the 1000 pF capacitors should be removed (shorted) to test the digital OSD mode. Caution — Do not apply TTL OSD input signals to the LM1229 while it is in the analog OSD mode. www.national.com 8 |
同様の部品番号 - LM1229VEC |
|
同様の説明 - LM1229VEC |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |