データシートサーチシステム |
|
AD7401YRWZ-REEL データシート(PDF) 3 Page - Analog Devices |
|
AD7401YRWZ-REEL データシート(HTML) 3 Page - Analog Devices |
3 / 20 page AD7401 Rev. 0 | Page 3 of 20 SPECIFICATIONS VDD1 = 4.5 V to 5.25 V, VDD2 = 3 V to 5.5 V, VIN+ = −200 mV to +200 mV, and VIN− = 0 V (single-ended); TA = TMIN to TMAX, fMCLK = 16 MHz maximum, tested with Sinc3 filter, 256 decimation rate, as defined by Verilog code, unless otherwise noted. Table 1. Parameter Y Version1, 2 Unit Test Conditions/Comments STATIC PERFORMANCE Resolution 16 Bits min Filter output truncated to 16 bits Integral Nonlinearity3 ±15 LSB max −40°C to +85°C; ±2 LSB typ ±25 LSB max >85°C to 105°C Differential Nonlinearity3 ±0.9 LSB max Guaranteed no missed codes to 16 bits Offset Error2 ±0.6 mV max ±50 μV typ TA = 25°C Offset Drift vs. Temperature3 3.5 μV/°C max −40°C to +105°C 1 μV/°C typ Offset Drift vs. VDD13 120 μV/V typ Gain Error ±1.6 mV max −40°C to +85°C ±2 mV max >85°C to 105° Gain Error Drift vs. Temperature3 23 μV/°C typ −40°C to +105°C Gain Error Drift vs. VDD13 110 μV/V typ ANALOG INPUT Input Voltage Range ±200 mV min/mV max For specified performance; full range ±320 mV Dynamic Input Current ±9 μA max VIN+ = 400 mV, VIN− = 0 V DC Leakage Current ±0.5 μA max Input Capacitance 10 pF typ DYNAMIC SPECIFICATIONS VIN+ = 5 kHz, 400 mV p-p sine Signal-to-Noise + Distortion Ratio (SINAD)3 70 dB min −40°C to +85°C; fMCLK = 9 MHz to 16 MHz 68 dB min −40°C to +85°C; fMCLK = 5 MHz to <9 MHz 65 dB min >85°C to 105°C 81 dB typ Signal-to-Noise Ratio (SNR)3 80 dB min −40°C to +105°C; 82 dB typ Total Harmonic Distortion (THD)3 −92 dB typ Peak Harmonic or Spurious Noise (SFDR)3 −92 dB typ Effective Number of Bits (ENOB)3 11.5 Bits Isolation Transient Immunity 25 kV/μs min 30 kV/μs typ LOGIC INPUTS Input High Voltage, VIH 0.8 × VDD2 V min Input Low Voltage, VIL 0.2 × VDD2 V max Input Current, IIN ±0.5 μA max Input Capacitance, CIN4 10 pF max LOGIC OUTPUTS Output High Voltage, VOH VDD2 − 0.1 V min IO = −200 μA Output Low Voltage, VOL 0.4 V max IO = +200 μA POWER REQUIREMENTS VDD1 4.5/5.25 V min/V max VDD2 3/5.5 V min/V max IDD15 12 mA max VDD1 = 5.25 V IDD26 8 mA max VDD2 = 5.5 V 4 mA max VDD2 = 3.3 V 1 Temperature range is -40°C to +85°C. 2 All voltages are relative to their respective ground. 3 See the Terminology section. 4 Sample tested during initial release to ensure compliance. 5 See Figure 15. 6 See Figure 17. |
同様の部品番号 - AD7401YRWZ-REEL |
|
同様の説明 - AD7401YRWZ-REEL |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |